











DRV8872-Q1

SLIS175 - NOVEMBER 2016

DRV8872-Q1 Automotive 3.6-A Brushed DC Motor Driver With Fault Reporting

Features

- AEC-Q100 Qualified for Automotive Applications:
 - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C4B
- H-Bridge Motor Driver
 - Drives One DC Motor, One Winding of a Stepper Motor, or Other Loads
- Wide 6.8-V to 45-V Operating Voltage
- 565-mΩ Typical $R_{DS(on)}$ (HS + LS)
- 3.6-A Peak Current Drive
- **PWM Control Interface**
- Integrated Current Regulation
- Low-Power Sleep Mode
- Fault Status Output Pin
- Small Package and Footprint
 - 8-Pin HSOP With PowerPAD™
 - $4.9 \times 6 \text{ mm}$

Integrated Protection Features

- VM Undervoltage Lockout (UVLO)
- Overcurrent Protection (OCP)
- Thermal Shutdown (TSD)
- Fault Reporting (nFAULT)
- Automatic Fault Recovery

Applications

- **Automotive Infotainment**
- **HUD Projector Adjustment**
- Motorized Shifter Knobs
- Piezo Horn Driver

Description

The DRV8872-Q1 device is a brushed DC (BDC) motor driver for infotainment, HUD projector adjustment, motorized shifter knobs, and piezo horn drivers. Two logic inputs control the H-bridge driver, which consists of four N-channel MOSFETs that provide bidirectional control of motors up to 3.6-A peak current. The inputs can be pulse-width modulated (PWM) to control motor speed, using a choice of current-decay modes. Setting both inputs low enters a low-power sleep mode.

The DRV8872-Q1 device features integrated current regulation, based on an internal reference voltage and the voltage on the ISEN pin, which is proportional to motor current through an external sense resistor. The ability to limit current to a known level can significantly reduce the system power requirements and bulk capacitance needed to maintain stable voltage, especially for motor startup and stall conditions.


The device is fully protected from faults and short circuits, including undervoltage lockout (UVLO), overcurrent protection (OCP), and thermal shutdown (TSD). Faults are communicated by pulling the nFAULT output low. When the fault condition is removed, the device automatically resumes normal operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8872-Q1	HSOP (8)	4.90 mm × 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated

H-Bridge States 1 5.00 V V 2 20.0 V V 3 5.00 V V 1 20.0 V V 100 US

SLIS175 – NOVEMBER 2016 www.ti.com



Table of Contents

	F		O.A. Application Information	4.4
1	Features 1		8.1 Application Information	
2	Applications 1		8.2 Typical Application	11
3	Description 1	9	Power Supply Recommendations	14
4	Revision History2		9.1 Bulk Capacitance	14
5	Pin Configuration and Functions3	10	Layout	15
6	Specifications		10.1 Layout Guidelines	
•	6.1 Absolute Maximum Ratings		10.2 Layout Example	15
	6.2 ESD Ratings		10.3 Thermal Considerations	15
	6.3 Recommended Operating Conditions		10.4 Power Dissipation	15
	6.4 Thermal Information	11	Device and Documentation Support	17
	6.5 Electrical Characteristics		11.1 Documentation Support	17
	6.6 Typical Characteristics		11.2 Receiving Notification of Documentation Update	es 17
7	Detailed Description 7		11.3 Community Resources	17
•	7.1 Overview 7		11.4 Trademarks	17
	7.2 Functional Block Diagram		11.5 Electrostatic Discharge Caution	17
	•		11.6 Glossary	17
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	
			Information	17
8	Application and Implementation 11			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2016	*	Initial release.


Submit Documentation Feedback



www.ti.com

5 Pin Configuration and Functions

DDA Package 8-Pin HSOP With Exposed Thermal Pad Top View



Pin Functions

PIN		TVDE	DESCRIPTION			
NAME	NO.	IIFE	DESCRIPTION			
GND	1	PWR	Logic ground	Connect to board ground.		
IN1	3		Lania inputa	Controls the III bridge output II as internal mulldaring (Con Table 4)		
IN2	2]	Logic inputs	Controls the H-bridge output. Has internal pulldowns. (See Table 1.)		
ISEN	7	PWR	High-current ground path	If using current regulation, connect ISEN to a resistor (low-value, high-power-rating) to ground. If not using current regulation, connect ISEN directly to ground.		
nFAULT	4	OD	Fault status (open-drain) Low-level indicates UVLO, TSD, or OCP fault. Connect to a pullupresistor.			
OUT1	6	0	II beiden auteute	Connect directly to the protect or other industries lead		
OUT2	8	0	H-bridge outputs	Connect directly to the motor, or other inductive load.		
VM	5	PWR	6.8-V to 45-V power supply	Connect a 0.1-µF bypass capacitor to ground, as well as sufficient bulk capacitance, rated for the VM voltage.		
PAD	_	_	Thermal pad	Connect to board ground. For good thermal dissipation, use large ground planes on multiple layers, and multiple nearby vias connecting those planes.		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Power supply voltage (VM)	-0.3	50	V
Logic input voltage (IN1, IN2)	-0.3	7	V
Fault pin (nFAULT)	-0.3	6	V
Continuous phase node pin voltage (OUT1, OUT2)	-0.7	VM + 0.7	V
Current sense input pin voltage (ISEN) ⁽²⁾	-0.5	1	V
Output current (100% duty cycle)		3.5	Α
Operating junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Transients of ±1 V for less than 25 ns are acceptable



TEXAS INSTRUMENTS

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000	
V _(ESD)	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per AEC	All pins	±500	V
	alconargo	Q100-011	Corner pins (1, 4, 5, and 8)	±750	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VM	Power supply voltage	6.8	45	V
VI	Logic input voltage (IN1, IN2)	0	5.5	٧
f_{PWM}	Logic input PWM frequency (IN1, IN2)	0	200 ⁽¹⁾	kHz
I _{peak}	Peak output current ⁽²⁾	0	3.6	Α
T _A	Operating ambient temperature	-40	125	°C

⁽¹⁾ The voltages applied to the inputs should have at least 800 ns of pulse width to ensure detection. Typical devices require at least 400 ns. If the PWM frequency is 200 kHz, the usable duty cycle range is 16% to 84%

6.4 Thermal Information

		DRV8872-Q1	
	THERMAL METRIC (1)	DDA (HSOP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	3	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.6	°C/W
R _θ JC(bot)	Junction-to-case (bottom) thermal resistance	2.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

⁽²⁾ Power dissipation and thermal limits must be observed



www.ti.com

6.5 Electrical Characteristics

Over recommended operating conditions unless otherwise noted. Typical limits apply for $T_A = 25$ °C and $V_{VM} = 24$ V


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	UPPLY (VM)					
V_{VM}	VM operating voltage		6.8		45	V
I _{VM}	VM operating supply current			3	10	mA
I _{VMSLEEP}	VM sleep current	VM = 12 V			13	μΑ
t _{ON}	Turnon time ⁽¹⁾	VM > V _{UVLO} with IN1 or IN2 high		40	50	μs
LOGIC-LE	VEL INPUTS (IN1, IN2)					
V_{IL}	Input logic low voltage				0.5	V
V _{IH}	Input logic high voltage		1.6			V
V _{HYS}	Input logic hysteresis			0.5		V
I _{IL}	Input logic low current	V _{IN} = 0 V	-1		1	μА
I _{IH}	Input logic high current	V _{IN} = 3.3 V		33	100	μА
R _{PD}	Pulldown resistance	To GND		100		kΩ
t _{PD}	Propagation delay	INx to OUTx change (see Figure 6)		0.7	1	μS
t _{sleep}	Time to sleep	Inputs low to sleep		1	1.5	ms
MOTOR DI	RIVER OUTPUTS (OUT1, OUT2)					
R _{DS(ON)}	High-side FET on resistance	VM = 24 V, I = 1 A, f _{PWM} = 25 kHz		307	610	mΩ
R _{DS(ON)}	Low-side FET on resistance	VM = 24 V, I = 1 A, f _{PWM} = 25 kHz		258	500	mΩ
t _{DEAD}	Output dead time			250		ns
V _d	Body diode forward voltage	I _{OUT} = 1 A		0.8	1	V
CURRENT	REGULATION					
V_{TRIP}	ISEN voltage for current chopping		0.32	0.35	0.38	V
t _{OFF}	PWM off-time			25		μS
t _{BLANK}	PWM blanking time			2		μs
PROTECTI	ON CIRCUITS					
V a	VM undervoltage lockout	VM falls until UVLO triggers		6.3	6.5	V
V _{UVLO}	vivi dildervoltage lockodi	VM rises until operation recovers		6.4	6.7	V
$V_{\text{UV},\text{HYS}}$	VM undervoltage hysteresis	Rising to falling threshold	100	180		mV
I _{OCP}	Overcurrent protection trip level		3.7	4.5	6.6	Α
t _{OCP}	Overcurrent deglitch time			2		μS
t _{RETRY}	Overcurrent retry time			3		ms
T _{SD}	Thermal shutdown temperature (2)		155	180		°C
T _{HYS}	Thermal shutdown hysteresis ⁽²⁾			40		°C
nFAULT O	PEN DRAIN OUTPUT					
V _{OL}	Output low voltage	$I_O = 5 \text{ mA}$			0.5	V
I _{OH}	Output high leakage current	V _O = 3.3 V			1	μΑ

⁽¹⁾ t_{ON} applies when the device initially powers up, and when it exits sleep mode. (2) Ensured by design

Copyright © 2016, Texas Instruments Incorporated

TEXAS INSTRUMENTS

6.6 Typical Characteristics




7 Detailed Description

7.1 Overview

www.ti.com

The DRV8872-Q1 device is an optimized 8-pin device for driving brushed DC motors with 6.8 to 45 V and up to 3.6-A peak current. The integrated current regulation restricts motor current to a predefined maximum. Two logic inputs control the H-bridge driver, which consists of four N-channel MOSFETs that have a typical $R_{\rm ds(on)}$ of 565 m Ω (including one high-side and one low-side FET). A single power input, VM, serves as both device power and the motor winding bias voltage. The integrated charge pump of the device boosts VM internally and fully enhances the high-side FETs. Motor speed can be controlled with pulse-width modulation, at frequencies between 0 to 200 kHz. The device has an integrated sleep mode that is entered by bringing both inputs low. An assortment of protection features prevent the device from being damaged if a system fault occurs.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

IN1

0

0

1

1

SLIS175-NOVEMBER 2016 www.ti.com

ISTRUMENTS

7.3 Feature Description

IN2

0

1

0

1

Н

L

7.3.1 Bridge Control

The DRV8872-Q1 output consists of four N-channel MOSFETs that are designed to drive high current. These MOSFETs are controlled by the two logic inputs IN1 and IN2, according to Table 1.

Table 1. H-Bridge Control						
OUT1 OUT2 DESCRIPTION						
High-7	High-7	Coast: H-bridge disabled to High-7 (sleep en				

ntered after 1 ms) Н Reverse (current OUT2 → OUT1)

Forward (current OUT1 → OUT2)

Brake; low-side slow decay

The inputs can be set to static voltages for 100% duty-cycle drive, or they can be pulse-width modulated (PWM) for variable motor speed. When using PWM, switching between driving and braking typically works best. For example, to drive a motor forward with 50% of its max RPM, IN1 = 1 and IN2 = 0 during the driving period, and IN1 = 1 and IN2 = 1 during the other period. Alternatively, the coast mode (IN1 = 0, IN2 = 0) for fast current decay is also available. The input pins can be powered before VM is applied.

ı

L




Figure 4. H-Bridge Current Paths

7.3.2 Sleep Mode

When IN1 and IN2 are both low for time t_{SLEEP} (typically 1 ms), the DRV8872-Q1 device enters a low-power sleep mode, where the outputs remain High-Z and the device uses I_{VMSLEEP} (microamps) of current. If the device is powered up while both inputs are low, sleep mode is immediately entered. After IN1 or IN2 are high for at least 5 μ s, the device is operational 50 μ s (t_{ON}) later.

7.3.3 Current Regulation

The DRV8872-Q1 device limits the output current based on the resistance of an external sense resistor on pin ISEN, according to Equation 1.



$$I_{TRIP} (A) = \frac{V_{TRIP} (V)}{R_{ISEN} (\Omega)} = \frac{0.35 (V)}{R_{ISEN} (\Omega)}$$
(1)

For example, if $R_{ISEN} = 0.16 \Omega$, the DRV8872-Q1 device limits motor current to 2.2 A no matter how much load torque is applied. For guidelines on selecting a sense resistor, see the *Sense Resistor* section.

When I_{TRIP} has been reached, the device enforces slow current decay by enabling both low-side FETs, and it does this for time t_{OFF} (typically 25 μ s).




Figure 5. Current Regulation Time Periods

After t_{OFF} has elapsed, the output is re-enabled according to the two inputs INx. The drive time (t_{DRIVE}) until reaching another I_{TRIP} event heavily depends on the VM voltage, the back-EMF of the motor, and the inductance of the motor.

7.3.4 Dead Time

When an output changes from driving high to driving low, or driving low to driving high, dead time is automatically inserted to prevent shoot-through. t_{DEAD} is the time in the middle when the output is High-Z. If the output pin is measured during t_{DEAD} , the voltage will depend on the direction of current. If current is leaving the pin, the voltage is a diode drop below ground. If current is entering the pin, the voltage is a diode drop above VM. This diode is the body diode of the high-side or low-side FET.




Figure 6. Propagation Delay Time

Product Folder Links: DRV8872-Q1

Submit Documentation Feedback

7.3.5 Protection Circuits

The DRV8872-Q1 device is fully protected against VM undervoltage, overcurrent, and overtemperature events. When the device is in a protected state, nFAULT is driven low. When the fault condition is removed, nFAULT becomes a high-impedance state.

7.3.5.1 VM Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage-lockout threshold voltage, all FETs in the H-bridge are disabled. Operation resumes when VM rises above the UVLO threshold.

7.3.5.2 Overcurrent Protection (OCP)

If the output current exceeds the OCP threshold $I_{\rm OCP}$ for longer than $t_{\rm OCP}$, all FETs in the H-bridge are disabled for a duration of $t_{\rm RETRY}$. After that, the H-bridge re-enables according to the state of the INx pins. If the overcurrent fault is still present, the cycle repeats; otherwise normal device operation resumes.

7.3.5.3 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge is disabled. After the die temperature has fallen to a safe level, operation automatically resumes.

Table 2. Protection Functionality

FAULT	CONDITION	H-BRIDGE BECOMES	NFAULT BECOMES	RECOVERY
VM undervoltage lockout (UVLO)	VM < V _{UVLO}	Disabled	Low	VM > V _{UVLO}
Overcurrent (OCP)	I _{OUT} > I _{OCP}	Disabled	Low	t _{RETRY}
Thermal shutdown (TSD)	T _J > 150°C	Disabled	Low	$T_J < T_{SD} - T_{HYS}$

7.4 Device Functional Modes

The DRV8872-Q1 device can be used in multiple ways to drive a brushed DC motor.

7.4.1 PWM With Current Regulation

This scheme uses all of the capabilities of the device. The I_{TRIP} current is set above the normal operating current, and high enough to achieve an adequate spin-up time, but low enough to constrain current to a desired level. Motor speed is controlled by the duty cycle of one of the inputs, while the other input is static. Brake and slow decay is typically used during the off-time.

7.4.2 PWM Without Current Regulation

If current regulation is not needed, the ISEN pin should be directly connected to the PCB ground plane. This mode provides the highest possible peak current: up to 3.6 A for a few hundred milliseconds (depending on PCB characteristics and the ambient temperature). If current exceeds 3.6 A, the device might reach overcurrent protection (OCP) or over-temperature shutdown (TSD). If that occurs, the device disables and protects itself for about 3 ms (treet, and then resumes normal operation.

7.4.3 Static Inputs With Current Regulation

The IN1 and IN2 pins can be set high and low for 100% duty cycle drive, and ITRIP can be used to control the current, speed, and torque capability of the motor.

7.4.4 VM Control

In some systems, varying VM as a means of changing motor speed is desirable. See the *Motor Voltage* section for more information.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8872-Q1 device is typically used to drive one brushed DC motor.

8.2 Typical Application




Figure 7. Typical Connections

8.2.1 Design Requirements

Table 3 lists the design parameters.

Table 3. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor voltage	V_{M}	24 V
Motor RMS current	I _{RMS}	0.8 A
Motor startup current	I _{START}	2 A
Motor current trip point	I _{TRIP}	2.2 A
Sense resistance	R _{ISEN}	0.16 Ω
PWM frequency	f _{PWM}	5 kHz

8.2.2 Detailed Design Procedure

8.2.2.1 Motor Voltage

The motor voltage used depends on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

8.2.2.2 Drive Current

The current path is through the high-side sourcing DMOS power driver, motor winding, and low-side sinking DMOS power driver. Power dissipation losses in one source and sink DMOS power driver are shown in Equation 2.

$$P_{D} = I^{2} \left(R_{DS(on)Source} + R_{DS(on)Sink} \right)$$
(2)

The DRV8872-Q1 device has been measured to be capable of 2-A RMS current at 25°C on standard FR-4 PCBs. The maximum RMS current varies based on the PCB design, ambient temperature, and PWM frequency. Typically, switching the inputs at 200 kHz compared to 20 kHz causes 20% more power loss in heat.

8.2.2.3 Sense Resistor

For optimal performance, the sense resistor must have the features that follow:


- Surface-mount device
- Low inductance
- Rated for high enough power
- · Placed closely to the motor driver

The power dissipated by the sense resistor equals I_{RMS} 2 × R. For example, if peak motor current is 3 A, RMS motor current is 1.5 A, and a 0.2- Ω sense resistor is used, the resistor dissipates 1.5 A 2 × 0.2 Ω = 0.45 W. The power quickly increases with higher current levels.


Resistors typically have a rated power within some ambient temperature range, along with a derated power curve for high ambient temperatures. When a PCB is shared with other components generating heat, the system designer should add margin. It is always best to measure the actual sense resistor temperature in a final system.

Because power resistors are larger and more expensive than standard resistors, multiple standard resistors can be used in parallel, between the sense node and ground. This configuration distributes the current and heat dissipation.

8.2.3 Application Curves







TEXAS INSTRUMENTS

9 Power Supply Recommendations

9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. More bulk capacitance is generally beneficial but with the disadvantages of increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- The power supply's capacitance and ability to source current
- · The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- · The motor braking method

The inductance between the power supply and motor drive system limits the rate that the current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 14. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

Submit Documentation Feedback

10 Layout

www.ti.com

10.1 Layout Guidelines

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

Small-value capacitors should be ceramic, and placed closely to device pins.

The high-current device outputs should use wide metal traces.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias help dissipate the $l^2 \times R_{DS(nn)}$ heat that is generated in the device.

Figure 15 shows the recommended layout and component placement.

10.2 Layout Example




Figure 15. Layout Recommendation

10.3 Thermal Considerations

The DRV8872-Q1 device has thermal shutdown (TSD) as described in the *Thermal Shutdown (TSD)* section. If the die temperature exceeds approximately 175°C, the device is disabled until the temperature drops below the temperature hysteresis level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high of an ambient temperature.

10.4 Power Dissipation

Power dissipation in the DRV8872-Q1 device is dominated by the power dissipated in the output FET resistance, $R_{DS(on)}$. Use Equation 2 from the *Drive Current* section to calculate the estimated average power dissipation of when driving a load.

Note that at startup, the output current is much higher than normal running current; this peak current and its duration must be also be considered.

Copyright © 2016, Texas Instruments Incorporated

Power Dissipation (continued)

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

NOTE

 $R_{DS(on)}$ increases with temperature, so as the device heats, the power dissipation increases. This fact must be taken into consideration when sizing the heatsink.

The power dissipation of the DRV8872-Q1 is a function of RMS motor current and the FET resistance ($R_{DS(ON)}$) of each output.

Power
$$\approx I_{RMS}^2 \times \left(\text{High-side R}_{DS(ON)} + \text{Low-side R}_{DS(ON)} \right)$$
 (3)

For this example, the ambient temperature is 58°C, and the junction temperature reaches 80°C. At 58°C, the sum of $R_{DS(ON)}$ is about 0.72 Ω . With an example motor current of 0.8 A, the dissipated power in the form of heat is 0.8 $A^2 \times 0.72 \Omega = 0.46$ W.

The temperature that the DRV8872-Q1 reaches depends on the thermal resistance to the air and PCB. Soldering the device PowerPAD to the PCB ground plane, with vias to the top and bottom board layers, is important to dissipate heat into the PCB and reduce the device temperature. In the example used here, the DRV8872-Q1 had an effective thermal resistance $R_{\theta JA}$ of 48°C/W, and a T_J value as shown in Equation 4.

$$T_{J} = T_{A} + (P_{D} \times R_{\theta JA}) = 58^{\circ}C + (0.46 \text{ W} \times 48^{\circ}\text{C/W}) = 80^{\circ}\text{C}$$
(4)

10.4.1 Heatsinking

The PowerPAD package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this connection can be accomplished by adding a number of vias to connect the thermal pad to the ground plane.

On PCBs without internal planes, a copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to the TI application report, *PowerPAD™ Thermally Enhanced Package* (SLMA002), and the TI application brief, *PowerPAD Made Easy™* (SLMA004), available at www.ti.com. In general, the more copper area that can be provided, the more power can be dissipated.

16 *Sub*

www.ti.com

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- Current Recirculation and Decay Modes (SLVA321)
- Calculating Motor Driver Power Dissipation (SLVA504)
- Operating an Engine-Grille Shutter Motor With DRV8872-Q1 (SLVA858)
- PowerPAD™ Thermally Enhanced Package (SLMA002)
- PowerPAD™ Made Easy (SLMA004)
- Understanding Motor Driver Current Ratings (SLVA505)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

14-Jun-2017

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8872DDARQ1	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-3-260C-168 HR	-40 to 125	8872Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DRV8872-Q1:



PACKAGE OPTION ADDENDUM

14-Jun-2017

• Catalog: DRV8872

www.ti.com


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Dec-2016


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8872DDARQ1	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 2-Dec-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV8872DDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G



DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated