Ordering number : ENA1157B

LV8760T

Bi-CMOS LSI

Forward/Reverse H-bridge Driver



http://onsemi.com

Overview

The LV8760T is an H-bridge driver that can control four operation modes (forward, reverse, brake, and standby) of a motor. The low on-resistance, zero standby current, highly efficient IC is optimal for use in driving brushed DC motors for office equipment.

Features

- Forward/reverse H-bridge motor driver: 1 channel
- Built-in current limiter circuit
- Built-in thermal protection circuit
- Built-in short-circuit protection function

Specifications

Absolute Maximum Ratings at Ta = 25°C

| Parameter | Symbol | Conditions | Ratings | Unit |
|-----------------------------|---------------------|---------------------------------|------------------------------|------|
| Supply voltage | VM max | | 38 | V |
| | V _{CC} max | | 6 | V |
| Output peak current | I _O peak | tw ≤ 20ms, duty 5% | 4 | Α |
| Output continuous current | I _O max | | 3 | Α |
| Logic input voltage | V _{IN} | | -0.3 to V _{CC} +0.3 | > |
| Allowable power dissipation | Pd max | Mounted on a specified board. * | 3.3 | W |
| Operating temperature | Topr | | -20 to +85 | °C |
| Storage temperature | Tstg | | -55 to +150 | °C |

^{*} Specified circuit board: 90mm×90mm×1.6mm, glass epoxy 2-layer board (2S0P), with backside mounting.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

LV8760T

Allowable Operating Ratings at Ta = 25°C

| Parameter | Symbol | Conditions | Ratings | Unit |
|----------------------|-----------------|------------|---------------------------|------|
| Supply voltage range | VM | | 9 to 35 | V |
| | Vcc | | 3 to 5.5 | V |
| VREF input voltage | VREF | | 0 to V _{CC} -1.8 | V |
| Logic input voltage | V _{IN} | | 0 to V _{CC} | V |

Electrical Characteristics at Ta = 25°C, VM = 24V, $V_{CC} = 5V$, VREF = 1.5V


| Parameter | Symbol | Conditions | | Ratings | | | |
|--|---------------------|--|-------|---------|-------|------|--|
| Falamete | Symbol | Conditions | min | typ | max | Unit | |
| General | | | | | | | |
| Standby mode current drain 1 | IMst | PS = "L" | | | 1 | μΑ | |
| Standby mode current drain 2 | I _{CC} st | PS = "L" | | | 1 | μΑ | |
| Operating mode current drain 1 | IM | PS = "H", IN1 = "H", with no load | | 1 | 1.3 | mA | |
| Operating mode current drain 2 | lcc | PS = "H", IN1 = "H", with no load | | 3 | 4 | mA | |
| VREG output voltage | VREG | I _O = -1mA | 4.75 | 5 | 5.25 | V | |
| V _{CC} low-voltage cutoff voltage | VthV _{CC} | | 2.5 | 2.7 | 2.9 | > | |
| Low-voltage hysteresis voltage | VthHIS | | 120 | 150 | 180 | mV | |
| Thermal shutdown temperature | TSD | Design guarantee * | 155 | 170 | 185 | °C | |
| Thermal hysteresis width | ΔTSD | Design guarantee * | | 40 | | °C | |
| Output block | | | | | | | |
| Output on resistance | Ron1 | I _O = 3A, sink side | | 0.2 | 0.25 | Ω | |
| | Ron2 | I _O = -3A, source side | | 0.32 | 0.40 | Ω | |
| Output leakage current | l _O leak | V _O = 35V | | | 50 | μΑ | |
| Rising time | tr | 10% to 90% | | 200 | 500 | ns | |
| Falling time | tf | 90% to 10% | | 200 | 500 | ns | |
| Input output delay time | tpLH | IN1 or IN2 to OUTA or OUTB (L \rightarrow H) | | 550 | 700 | ns | |
| | tpHL | IN1 or IN2 to OUTA or OUTB (H \rightarrow L) | | 550 | 700 | ns | |
| Charge pump block | • | | • | | | | |
| Step-up voltage | VGH | VM = 24V | 28.0 | 28.7 | 29.8 | V | |
| Rising time | tONG | VG = 0.1μF | | 250 | 500 | μs | |
| Oscillation frequency | Fcp | | 115 | 140 | 165 | kHz | |
| Control system input block | | | | | | | |
| Logic pin input current 1 | I _{IN} L | V _{IN} = 0.8V adaptive pin : PS | 5.6 | 8 | 10.4 | μΑ | |
| | I _{IN} H | V _{IN} = 5V adaptive pin : PS | 56 | 80 | 104 | μΑ | |
| Logic pin input current 2 | I _{IN} L | V _{IN} = 0.8V adaptive pin : IN1, IN2 | 5.6 | 8 | 10.4 | μΑ | |
| | I _{IN} H | V _{IN} = 5V adaptive pin : IN1, IN2 | 35 | 50 | 65 | μΑ | |
| Logic pin input H-level voltage | V _{IN} H | adaptive pin : PS, IN1, IN2 | 2.0 | | | V | |
| Logic pin input L-level voltage | V _{IN} L | adaptive pin : PS, IN1, IN2 | | | 0.8 | V | |
| Current limiter block | | | | | | | |
| VREF input current IREF | | | -0.5 | | | μΑ | |
| Current limit comparator | Vthlim | VREF = 1.5V | 0.285 | 0.3 | 0.315 | V | |
| threshold voltage | | | | | | | |
| Blanking time | Tblk | | 1.6 | 2.0 | 2.4 | μs | |
| Short-circuit protection block | | | | | | | |
| SCP pin charge current | Iscp | SCP = 0V 3.5 | | 5 | 6.5 | μΑ | |
| Comparator threshold voltage | Vthscp | 0. | | 1 | 1.2 | V | |

^{*} Design guarantee value and no measurement is made.


Package Dimensions


unit: mm (typ)

3279



Pin Assignment






Substrate Specifications (Substrate recommended for operation of LV8760T)


: $90\text{mm} \times 90\text{mm} \times 1.6\text{mm}$ (two-layer substrate [2S0P]) Size

Material : Glass epoxy

Copper wiring density : L1 = 95% / L2 = 95%



L1 : Copper wiring pattern diagram



L2: Copper wiring pattern diagram

Cautions

- 1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when 90% or more of the Exposed Die-Pad is wet.
- 2) For the set design, employ the derating design with sufficient margin.

Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.


Accordingly, the design must ensure these stresses to be as low or small as possible.

The guideline for ordinary derating is shown below:

- (1)Maximum value 80% or less for the voltage rating
- (2)Maximum value 80% or less for the current rating
- (3) Maximum value 80% or less for the temperature rating
- 3) After the set design, be sure to verify the design with the actual product.

Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc. Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC.

Block Diagram



LV8760T

Pin Functions

| Pin Fur | ctions | | |
|---------|----------|--|---|
| Pin No. | Pin Name | Pin Functtion | Equivalent Circuit |
| 16 | IN1 | Output control signal input pin 1. | |
| 17 | IN2 | Output control signal input pin 2. | 10kΩ 10kΩ \$100kΩ |
| 10 | PS | Power save signal input pin. | |
| | | | $VCC \circ$ $50k\Omega \nearrow 10k\Omega$ $10k\Omega$ $50k\Omega \nearrow$ $6ND \circ$ |
| 18 | VREF | Reference voltage input pin for output current limit setting. | SOOΩ SOOΩ GND O |
| 19 | SCP | Short-circiut protection circuit, detection time setting capacitor connection pin. | V _{CC} Ο 500Ω |
| 20 | Vcc | Power supply connection pin for control | |
| | | block. | |

Continued on next page.

LV8760T


| Continued f | rom preceding p | page. | | | |
|-----------------------------------|-----------------------------------|---|--|--|--|
| Pin No. | Pin Name | Pin Functtion | Equivalent Circuit | | |
| 6, 7 8, 9 4, 5 2, 3 1 | VM OUTA RNF OUTB PGND | Motor power-supply connection pin. OUTA output pin. Current sense resistor connection pin. OUTB output pin. Power ground. | REG5 \odot | | |
| 14 13 12 | CP1 CP2 VG | Charge pump capacitor connection pin. Charge pump capacitor connection pin. Charge pump capacitor connection pin. | (14) (6) 7) (13) (12) (10) (10) (10) (10) (10) (10) (10) (10 | | |
| 15 | REG5 | Internal reference voltage output pin. | $VM \circ$ $25k\Omega$ $25k\Omega$ | | |
| 11 | GND | Ground. | | | |

DC Motor Driver

1.DCM output control logic

| Contol Input | | | Output | | Mode |
|--------------|-----|-----|--------|------|---------------|
| PS | IN1 | IN2 | OUTA | OUTB | iviode |
| L | * | * | OFF | OFF | Standby |
| Н | L | L | OFF | OFF | Output OFF |
| Н | Н | L | Н | L | CW (forward) |
| Н | L | Н | L | Н | CCW (reverse) |
| Н | Н | Н | L | L | Brake |

2. Current limit control timing chart



Braking operation time in current limit mode can be set by connecting a capacitor between SCP and GND pins. This setting is the same as the time setting required to turn off the outputs when an output short-circuit occurs as explained in the section entitled "Output Short-circuit Protection Function." See "Output Short-circuit Protection Function," for the setting procedure.

3. Setting the current limit value

The current limit value of the DCM driver is determined by the VREF voltage and the resistance (RNF) connected across the RNF and GND pins using the following formula:

Ilimit [A] =
$$(VREF [V] /5) /RNF [\Omega])$$


Assuming VREF = 1.5V, RNF =
$$0.2\Omega$$
, the current limit is : Ilimit = $1.5V/5/0.2\Omega = 1.5A$

Output short-circuit protection function

The LV8760T incorporates an output short-circuit protection circuit. It turns the ouputs off to prevent destruction of the IC if a problem such as an output pin being shorted to the motor power supply or ground occurs.

1. Protection function operation (Latch method)

The short-circuit protection circuit is activated when it detects the output short-circuit state. If the short-circuit state continues for the internally preset period ($\approx 4\mu s$), the protection circuit turns off the output from which the short-circuit state has been detected. Then it turns the output on again after a lapse of the timer latch time described later. If the short-circuit state is still detected, it changes all the outputs to the standby mode and retains the state. The latched state is released by setting the PS to L.



2. How to set the SCP pin constant (timer latch-up setting)

The user can set the time at which the outputs are turned off when a short-circuit occurs by connecting a capacitor across the SCP and GND pins. The value of the capacitor can be determined by the following formula:

Timer latch-up : Tocp $Tocp \approx C \times V/I[s]$

 $V: Comparator\ threshold\ voltage\ (1V\ typical)$


I : SCP charge current (5µA typical)

When a capacitor with a capacitance of 50pF is connected across the SCP and GND pins, for example, Tscp is calculated as follows:

Tscp =
$$50pF \times 1V/5\mu A = 10\mu s$$

Application Circuit Example

(When you use the current limit function)



Setting the current limit value

When
$$V_{CC} = 5V$$
,
 $V_{ref} = 1.5V$
 $Ilimit = V_{ref}/5/RNF$
 $= 1.5V/5/0.22\Omega = 1.36A$


Setting the current limit regeneration time and short-circuit detection time

$$Tscp \approx C \times V/I$$

$$= 100pF \times 1V/5\mu A$$

$$= 20\mu s$$

(When you do not use the current limit function)



Setting at short-circuit state detection time

$$T_{SCP} \approx C \cdot V/I$$

=100pF·1V/5 μ A
=20 μ s

- *Do the following processing when you do not use the current limit function.
 - · It is short between RNF-GND.
 - $\dot{}$ The terminal VREF is hung on suitable potential of VCC or less.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: