











TLV9101, TLV9102, TLV9104

SBOS943A - FEBRUARY 2019 - REVISED APRIL 2019

TLV910x 16-V, 1-MHz, Rail-to-Rail Input/Output, Low Power Op Amp

1 Features

· Rail-to-rail input and output

Wide bandwidth: 1.1-MHz GBW

Low quiescent current: 120 µA per amplifier

Low offset voltage: ±300 μV

Low offset voltage drift: ±0.6 μV/°C

Low noise: 28 nV/√Hz at 10 kHz

High common-mode rejection: 110 dB

Low bias current: ±10 pA
High slew rate: 4.5 V/µs

Wide supply: ±1.35 V to ±8 V, 2.7 V to 16 V

Robust EMIRR performance: 77 dB at 1.8 GHz

2 Applications

· Central and string solar inverter

· Washer, dryer, and refrigerator

Macro remote radio unit (RRU)

Servo drive control module

Resolver and motor encoders

· High-side and low-side current sensing

3 Description

The TLV910x family (TLV9101, TLV9102, and TLV9104) is a family of 16-V general purpose operational amplifiers.

These devices offer excellent DC precision and AC performance, including rail-to-rail input/output, low offset ($\pm 300~\mu V$, typ), low offset drift ($\pm 0.5~\mu V$ /°C, typ), and 1.1-MHz bandwidth.

Wide differential and common-mode input-voltage range, high output current (± 80 mA), high slew rate (4.5 V/ μ s), low power operation (120 μ A, typ) and shutdown functionality make the TLV910x a robust, low-power, high-performance operational amplifier for industrial applications.


The TLV910x family of op amps is available in *micro*-size packages, as well as standard packages, and is specified from –40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOT-23 (5) ⁽²⁾	2.90 mm × 1.60 mm
TLV9101	SOT-23 (6) ⁽²⁾	2.90 mm x 1.60 mm
1209101	SC70 (5) ⁽²⁾	2.00 mm x 1.25 mm
	SOT-553 (5) ⁽²⁾	1.60 mm x 1.20 mm
	SOIC (8)	4.90 mm × 3.90 mm
	VSSOP (8) ⁽²⁾	3.00 mm × 3.00 mm
TLV9102	VSSOP (10) ⁽²⁾	3.00 mm × 3.00 mm
	WSON (8) ⁽²⁾	2.00 mm × 2.00 mm
	X2QFN (10) ⁽²⁾	1.50 mm × 1.50 mm
	SOIC (14) ⁽²⁾	8.65 mm × 3.90 mm
TLV9104	TSSOP (14) ⁽²⁾	5.00 mm × 4.40 mm
1679104	WQFN (16) ⁽²⁾	3.00 mm × 3.00 mm
	WQFN (14) ⁽²⁾	2.00 mm x 2.00 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) This package is preview only.

TLV910x in a Single-Pole, Low-Pass Filter



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$



Table of Contents

2
28
28
28
30
30
30
30
33
33
33
33
es 3
34
3
34
34
3

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Original (February 2019) to Revision A	Page
•	Changed the TLV9102 device status from Advance Information to Production Data	1




5 Pin Configuration and Functions

TLV9101 DBV and DRL Package⁽¹⁾ 5-Pin SOT-23 and SOT-553 Top View



(1) Package is preview only.



(1) Package is preview only.

Pin Functions: TLV9101

	PIN		1/0	DESCRIPTION
NAME	DBV and DRL	DCK	l/O	DESCRIPTION
+IN	3	1	1	Noninverting input
-IN	4	3	I Inverting input	
OUT	1	4	O Output	
V+	5	5	_	Positive (highest) power supply
V-	2	2	_	Negative (lowest) power supply


(1) Package is preview only.

Pin Functions: TLV9101S

P	IN	I/O	DESCRIPTION	
NAME	DBV	1/0	DESCRIPTION	
+IN	3	1	Noninverting input	
-IN	4	1	Inverting input	
OUT	1	0	Output	
SHDN	5	1	Shutdown: low = amplifier enabled, high = amplifier disabled	
V+	6		Positive (highest) power supply	
V-	2		Negative (lowest) power supply	




TLV9102 D, DGK, and PW Packages⁽¹⁾ 8-Pin SOIC, TSSOP, and VSSOP Top View



(1) DGK and PW packages are preview only.

TLV9102 DSG Package⁽¹⁾⁽²⁾ 8-Pin WSON With Exposed Thermal Pad Top View




- (1) Connect thermal pad to V-.
- (2) Package is preview only.

Pin Functions: TLV9102

	PIN		1 41104101101		
SOIC, TSSOP, VSSOP, and WSON		1/0	DESCRIPTION		
+IN A	3	I	Noninverting input, channel A		
+IN B	5	I	Noninverting input, channel B		
-IN A	2	I	Inverting input, channel A		
–IN B	6	I	Inverting input, channel B		
OUT A	1	0	Output, channel A		
OUT B	7	0	Output, channel B		
V+	8	_	Positive (highest) power supply		
V-	4	_	Negative (lowest) power supply		






(1) Package is preview only.

Pin Functions: TLV9102S

	PIN		1/0	DESCRIPTION		
NAME	VSSOP	X2QFN	- I/O	DESCRIPTION		
+IN A	3	10	I	Noninverting input, channel A		
+IN B	7	4	1	Noninverting input, channel B		
–IN A	2	9	I	Inverting input, channel A		
–IN B	8	5	1	Inverting input, channel B		
OUT A	1	8	0	Output, channel A		
OUT B	9	6	0	Output, channel B		
SHDN A	5	2	1	Channel A shutdown: low = amplifier enabled, high = amplifier disabled		
SHDN B	6	3	I	Channel B shutdown: low = amplifier enabled, high = amplifier disabled		
V+	10	7		Positive (highest) power supply		
V-	4	1	_	Negative (lowest) power supply		





(1) Package is preview only.

OUT2

Pin Functions: TLV9104

Not to scale

OUT3

8

	PIN				
NAME	SOIC and TSSOP	I/O	DESCRIPTION		
+IN A	3	1	Noninverting input, channel A		
+IN B	5	1	Noninverting input, channel B		
+IN C	10	1	Noninverting input, channel C		
+IN D	12	1	Noninverting input, channel D		
–IN A	2	1	Inverting input, channel A		
–IN B	6	1	Inverting input, channel B		
-IN C	9	1	Inverting input, channel C		
–IN D	13	1	Inverting input, channel D		
OUT A	1	0	Output, channel A		
OUT B	7	0	Output, channel B		
OUT C	8	0	Output, channel C		
OUT D	14	0	Output, channel D		
V+	4	_	Positive (highest) power supply		
V–	11	_	Negative (lowest) power supply		



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+)$	- (V-)	0	20	V
	Common-mode voltage (2)	(V-) - 0.5	(V+) + 0.5	V
Signal input pins	Differential voltage (2)		V _S + 0.2	V
	Current ⁽²⁾	-10	10	mA
Output short-circuit (3)		Continuous		
Operating ambient tempe	rature, T _A	- 55	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _S	Supply voltage, (V+) – (V–)	2.7	16	V
VI	Input voltage range	(V-) - 0.2	(V+) + 0.2	V
T _A	Specified temperature	-40	125	°C

6.4 Thermal Information for Single Channel

			TLV9101, TLV9101S				
THERMAL METRIC ⁽¹⁾			DBV ⁽²⁾ (SOT-23)		DRL ⁽²⁾ (SOT-553)	UNIT	
		5 PINS	6 PINS	5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	TBD	TBD	TBD	TBD	°C/W	
R _{θJC(top)}	Junction-to-case (top) thermal resistance	TBD	TBD	TBD	TBD	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	TBD	TBD	TBD	TBD	°C/W	
ΨЈТ	Junction-to-top characterization parameter	TBD	TBD	TBD	TBD	°C/W	
ΨЈВ	Junction-to-board characterization parameter	TBD	TBD	TBD	TBD	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	TBD	TBD	TBD	TBD	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) This package option is preview for TLV9101.

⁽²⁾ Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

⁽³⁾ Short-circuit to ground, one amplifier per package.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Thermal Information for Dual Channel

		TLV9102, TLV9102S								
THERMAL METRIC ⁽¹⁾		D (SOIC)	DDF ⁽²⁾ (SOT-23-8)	DGK ⁽²⁾ (VSSOP)	DGS ⁽²⁾ (VSSOP)	DSG ⁽²⁾ (WSON)	PW ⁽²⁾ (TSSOP)	RUG ⁽²⁾ (X2QFN)	UNIT	
		8 PINS	8 PINS	8 PINS	10 PINS	8 PINS	8 PINS	10 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	138.7	TBD	TBD	TBD	TBD	188.4	TBD	°C/W	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	78.7	TBD	TBD	TBD	TBD	77.1	TBD	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	82.2	TBD	TBD	TBD	TBD	119.1	TBD	°C/W	
ΨЈТ	Junction-to-top characterization parameter	27.8	TBD	TBD	TBD	TBD	14.2	TBD	°C/W	
ΨЈВ	Junction-to-board characterization parameter	81.4	TBD	TBD	TBD	TBD	117.4	TBD	°C/W	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	TBD	TBD	TBD	TBD	N/A	TBD	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.6 Thermal Information for Quad Channel

		TLV9104, TLV9104S						
THERMAL METRIC ⁽¹⁾		D ⁽²⁾ (SOIC)		PW ⁽²⁾ (TSSOP)		RUC ⁽²⁾ (WQFN)	UNIT	
		14 PINS	14 PINS	16 PINS	16 PINS	14 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	TBD	TBD	TBD	TBD	TBD	°C/W	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	TBD	TBD	TBD	TBD	TBD	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	TBD	TBD	TBD	TBD	TBD	°C/W	
ΨЈТ	Junction-to-top characterization parameter	TBD	TBD	TBD	TBD	TBD	°C/W	
ΨЈВ	Junction-to-board characterization parameter	TBD	TBD	TBD	TBD	TBD	°C/W	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	TBD	TBD	TBD	TBD	TBD	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ This package option is preview for TLV9102.

⁽²⁾ This package option is preview for TLV9104.



6.7 Electrical Characteristics

For $V_S = (V+) - (V-) = 2.7 \text{ V}$ to 16 V (±1.35 V to ±8 V) at $T_A = 25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$, unless otherwise noted.

	less otherwise noted. PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT		
OFFSET V		.251 00							
OIT OLT V	DETAGE				±0.3	±1.5			
V _{OS}	Input offset voltage	V _{CM} = V-	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	+	±U.S	±1.75	mV		
-N / /-IT	land offer to the second offe				.0.0	±1./5	\//90		
dV _{OS} /dT	Input offset voltage drift		$T_A = -40$ °C to 125°C		±0.6		μV/°C		
PSRR	Input offset voltage versus power supply	V _{CM} = V-	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		±0.1	±0.7	μV/V		
	Channel separation	f = 0 Hz			5		μV/V		
INPUT BIA	S CURRENT								
l _B	Input bias current				±10		pА		
los	Input offset current				±5		pА		
NOISE									
=	Input voltage poice	f = 0.1 Hz to 10 Hz			6		μV_{PP}		
E _N	Input voltage noise	1 = 0.1112 to 10112			1				
_	lanut valtaga najaa danaitu	f = 1 kHz			30		m) //s/[
e _N	Input voltage noise density	f = 10 kHz			nV/√Hz				
i _N	Input current noise	f = 1 kHz			2		fA/√Hz		
INPUT VOL	TAGE RANGE	<u> </u>							
V _{CM}	Common-mode voltage range			(V-) - 0.2		(V+) + 0.2	V		
CMRR		V _S = 16 V, (V–) – 0.1 V < V _{CM} < (V+) – 2 V (Main input pair)		90	110				
	Common-mode rejection	$V_S = 4 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM}$ < $(V+) - 2 \text{ V}$ (Main input pair)	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	75	95		dB		
	ratio	$V_S = 2.7 - 16 \text{ V}, (V+) - 1 \text{ V} < V_{CM} < (V+) + 0.1 \text{ V} (Aux input pair)$			80				
		$(V+) - 2 V < V_{CM} < (V+) - 1$		See Offs	Transition Re	gion)			
INPUT CAF	PACITANCE								
Z _{ID}	Differential				100 3		MΩ pF		
Z _{ICM}	Common-mode				6 1		TΩ pF		
OPEN-LOC	P GAIN	1							
٨	Open leen veltege gein	$V_S = 16 \text{ V}, V_{CM} = V - (V -) + 0.1 \text{ V} < V_O < (V +) - 0.1 \text{ V}$	T _A = -40°C to 125°C	115	135		dB		
A _{OL}	Open-loop voltage gain	$V_S = 4 \text{ V}, V_{CM} = V - (V -) + 0.1 \text{ V} < V_O < (V +) - 0.1 \text{ V}$	T _A = -40 C to 123 C	104	125		dB		
FREQUEN	CY RESPONSE	T							
GBW	Gain-bandwidth product				1.1		MHz		
SR	Slew rate	V _S = 16 V, G = +1, C _L = 20 p	F		4.5		V/μs		
-		To 0.1%, V _S = 16 V, V _{STEP} =	10 V, G = +1, CL = 20 pF		4				
	0.00	To 0.1%, V _S = 16 V, V _{STEP} =	2 V, G = +1, CL = 20 pF	2					
ts	Settling time	To 0.01%, V _S = 16 V, V _{STEP} =			5		μs		
		To 0.01%, V _S = 16 V, V _{STEP} =		1	3				
	Phase margin	$G = +1$, $R_L = 10 \text{ k}\Omega$, $C_L = 20$		1	60		0		
	Overload recovery time	$V_{IN} \times gain > V_{S}$	r:		600		ns		
	Total harmonic distortion +						113		
THD+N	noise	$V_S = 16 \text{ V}, V_O = 1 \text{ V}_{RMS}, G =$	-1, f = 1 kHz		0.0028%				



Electrical Characteristics (continued)

For $V_S = (V+) - (V-) = 2.7$ V to 16 V (±1.35 V to ±8 V) at $T_A = 25$ °C, $R_L = 10$ k Ω connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2, unless otherwise noted.

	PARAMETER	TEST (MIN	TYP	MAX	UNIT	
OUTPUT			<u> </u>				
	Voltage output swing from rail		$V_S = 16 \text{ V}, R_L = \text{no load}$		3		
		Positive rail headroom	$V_S = 16 \text{ V}, R_L = 10 \text{ k}\Omega$		45	60	
			$V_S = 16 \text{ V}, R_L = 2 \text{ k}\Omega$		200	300	mV
			$V_S = 2.7 \text{ V}, R_L = \text{no load}$		1		mv
		Negative rail headroom	$V_S = 2.7 \text{ V}, R_L = 10 \text{ k}\Omega$		5	20	
			$V_S = 2.7 \text{ V}, R_L = 2 \text{ k}\Omega$		25 5	50	
I _{SC}	Short-circuit current				±80		mA
C _{LOAD}	Capacitive load drive			Se	e Typical Cha	racteristics	
Z _O	Open-loop output impedance	f = 1 MHz, I _O = 0 A			600		Ω
POWER S	SUPPLY						
	Quiescent current per	I 0 A			120	150	
IQ	amplifier	I _O = 0 A	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			160	μΑ



6.8 Typical Characteristics


Table 1. Table of Graphs

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Temperature	Figure 3 , Figure 4
Offset Voltage vs Common-Mode Voltage	Figure 5, Figure 6, Figure 7 , Figure 8
Offset Voltage vs Power Supply	Figure 9
Open-Loop Gain and Phase vs Frequency	Figure 10
Closed-Loop Gain and Phase vs Frequency	Figure 11
Input Bias Current vs Common-Mode Voltage	Figure 12
Input Bias Current vs Temperature	Figure 13
Output Voltage Swing vs Output Current	Figure 14 , Figure 15, Figure 16, Figure 17
CMRR and PSRR vs Frequency	Figure 18
CMRR vs Temperature	Figure 19
PSRR vs Temperature	Figure 20
0.1-Hz to 10-Hz Noise	Figure 21
Input Voltage Noise Spectral Density vs Frequency	Figure 22
THD+N Ratio vs Frequency	Figure 23
THD+N vs Output Amplitude	Figure 24
Quiescent Current vs Supply Voltage	Figure 25
Quiescent Current vs Temperature	Figure 26
Open Loop Voltage Gain vs Temperature	Figure 27
Open Loop Output Impedance vs Frequency	Figure 28
Small Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 29, Figure 30
Phase Margin vs Capacitive Load	Figure 31
No Phase Reversal	Figure 32
Positive Overload Recovery	Figure 33
Negative Overload Recovery	Figure 34
Small-Signal Step Response (100 mV)	Figure 35, Figure 36
Large-Signal Step Response	Figure 37, Figure 38, Figure 39
Short-Circuit Current vs Temperature	Figure 40
Maximum Output Voltage vs Frequency	Figure 41
Channel Separation vs Frequency	Figure 42
EMIRR vs Frequency	Figure 43

TEXAS INSTRUMENTS

6.9 Typical Characteristics


at T_A = 25°C, V_S = ±8 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 100 pF (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated







Copyright © 2019, Texas Instruments Incorporated


Submit Documentation Feedback

Figure 12. Input Bias Current vs Common-Mode Voltage

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 8$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 100$ pF (unless otherwise noted)






Figure 14. Output Voltage Swing vs Output Current (Sourcing)




Figure 15. Output Voltage Swing vs Output Current (Sinking)




Figure 16. Output Voltage Swing vs Output Current (Sourcing)




Figure 17. Output Voltage Swing vs Output Current (Sinking)




Figure 18. CMRR and PSRR vs Frequency

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated




at $T_A = 25$ °C, $V_S = \pm 8$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 100$ pF (unless otherwise noted)

144

143

142







Figure 20. PSRR vs Temperature (dB)







Figure 21. 0.1-Hz to 10-Hz Noise

Figure 22. Input Voltage Noise Spectral Density vs Frequency







Figure 23. THD+N Ratio vs Frequency

Figure 24. THD+N vs Output Amplitude



at $T_A = 25$ °C, $V_S = \pm 8$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 100$ pF (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



at $T_A = 25$ °C, $V_S = \pm 8$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 100$ pF (unless otherwise noted)



Copyright © 2019, Texas Instruments Incorporated


Figure 35. Small-Signal Step Response

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 8$ V, $V_{CM} = V_S$ / 2, $R_{LOAD} = 10$ k Ω connected to V_S / 2, and $C_L = 100$ pF (unless otherwise noted)



Submit Documentation Feedback


Figure 41. Maximum Output Voltage vs Frequency

Copyright © 2019, Texas Instruments Incorporated

Figure 42. Channel Separation vs Frequency



at T_A = 25°C, V_S = ±8 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 100 pF (unless otherwise noted)





7 Detailed Description


7.1 Overview

The TLV910x family (TLV9101, TLV9102, and TLV9104) is a family of 16-V general purpose operational amplifiers.

These devices offer excellent DC precision and AC performance, including rail-to-rail input/output, low offset $(\pm 300 \, \mu V, \, typ)$, low offset drift $(\pm 0.6 \, \mu V/^{\circ}C, \, typ)$, and 1.1-MHz bandwidth.

Wide differential and common-mode input-voltage range, high output current (± 80 mA), high slew rate (4.5 V/ μ s), low power operation (120 μ A, typ) and shutdown functionality make the TLV910x a robust, low-power, high-performance operational amplifier for industrial applications.

7.2 Functional Block Diagram



Product Folder Links: TLV9102

Copyright © 2019, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 EMI Rejection

The TLV910x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV910x benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 44 shows the results of this testing on the TLV910x. Table 2 shows the EMIRR IN+ values for the TLV910x at particular frequencies commonly encountered in real-world applications. Table 2 lists applications that may be centered on or operated near the particular frequency shown. The *EMI Rejection Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from www.ti.com.




Figure 44. TLV910x EMIRR Testing

Table 2. TLV910x EMIRR IN+ For Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	59.5 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	68.9 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	77.8 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	78.0 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.8 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	87.6 dB

7.3.2 Phase Reversal Protection

The TLV910x family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The TLV910x is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in Figure 45.






Figure 45. No Phase Reversal

7.3.3 Thermal Protection

The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the TLV910x is 150°C. Exceeding this temperature causes damage to the device. The TLV910x has a thermal protection feature that prevents damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 140°C. Figure 46 shows an application example for the TLV9101 that has significant self heating (154°C) because of its power dissipation (0.39 W). Thermal calculations indicate that for an ambient temperature of 100°C the device junction temperature must reach 154°C. The actual device, however, turns off the output drive to maintain a safe junction temperature. Figure 46 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3 V. When self heating causes the device junction temperature to increase above 140°C, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor RL.





Figure 46. Thermal Protection



7.3.4 Capacitive Load and Stability

The TLV910x features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see Figure 47 and Figure 48. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation.



For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small (10 Ω to 20 Ω) resistor, R_{ISO}, in series with the output, as shown in Figure 49. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R_{ISO} / R_L, and is generally negligible at low output levels. A high capacitive load drive makes the TLV910x well suited for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in Figure 49 uses an isolation resistor, R_{ISO}, to stabilize the output of an op amp. R_{ISO} modifies the open-loop gain of the system for increased phase margin




Figure 49. Extending Capacitive Load Drive With the TLV9101

7.3.5 Common-Mode Voltage Range

The TLV910x is a 16-V, true rail-to-rail input operational amplifier with an input common-mode range that extends 100 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in Figure 50. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1 V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) - 2 V. There is a small transition region, typically (V+) - 2 V to (V+) - 1 V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance may be degraded compared to operation outside this region. To achieve best performance with the TLV910x family, avoid this transition region when possible.






Figure 50. Rail-to-Rail Input Stage



7.3.6 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. Figure 51 shows an illustration of the ESD circuits contained in the TLV910x (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




Figure 51. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application



An ESD event is very short in duration and very high voltage (for example, 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example, 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

7.3.7 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV910x is approximately 1 µs.

7.3.8 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier in order to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the ideal value, like an amplifier's input offset voltage. These deviations often follow *Gaussian* ("bell curve"), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in the *Electrical Characteristics* table.




Figure 52. Ideal Gaussian Distribution

Figure 52 shows an example distribution, where μ , or mu, is the mean of the distribution, and where σ , or sigma, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from μ – σ to μ + σ).



Depending on the specification, values listed in the *typical* column of the *Electrical Characteristics* table are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation (μ + σ) in order to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for TLV910x, the typical input voltage offset is 300 μ V, so 68.2% of all TLV910x devices are expected to have an offset from –300 μ V to +300 μ V. At 4 σ (±1200 μ V), 99.9937% of the distribution has an offset voltage less than ±1200 μ V, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits will be removed from production material. For example, the TLV910x family has a maximum offset voltage of 1.5 mV at 25°C, and even though this corresponds to 5 σ (\approx 1 in 1.7 million units), which is extremely unlikely, TI assures that any unit with larger offset than 1.5 mV will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6- σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be an option as a wide guardband to design a system around. In this case, the TLV910x family does not have a maximum or minimum for offset voltage drift, but based on Figure 2 and the typical value of $0.6~\mu\text{V/}^{\circ}\text{C}$ in the *Electrical Characteristics* table, it can be calculated that the 6- σ value for offset voltage drift is about $3.6~\mu\text{V/}^{\circ}\text{C}$. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should be used only to estimate the performance of a device.

7.4 Device Functional Modes

The TLV910x has a single functional mode and is operational when the power-supply voltage is greater than 2.7 V ($\pm 1.35 \text{ V}$). The maximum power supply voltage for the TLV910x is 16 V ($\pm 8 \text{ V}$).



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV910x family offers excellent DC precision and DC performance. These devices operate up to 16-V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 1.1-MHz bandwidth and high output drive. These features make the TLV910x a robust, high-performance operational amplifier for high-voltage industrial applications.

8.2 Typical Applications

8.2.1 High Voltage Precision Comparator

Many different systems require controlled voltages across numerous system nodes to ensure robust operation. A comparator can be used to monitor and control voltages by comparing a reference threshold voltage with an input voltage and providing an output when the input crosses this threshold.

The TLV910x family of op amps make excellent high voltage, precision comparators due to their robust input stage, low typical offset, and high slew rate. Previous generation high-voltage op amps often use back-to-back diodes across the inputs to prevent damage to the op amp which greatly limits these op amps to be used as comparators, but the TLV910x's patented input stage allows the device to have a wide differential voltage between the inputs.




Figure 53. Typical Comparator Application

8.2.1.1 Design Requirements

The primary objective is to design a 15-V precision comparator.

- System supply voltage (V+): 15 V
- Resistor 1 value: 100 kΩ
- Resistor 2 value: 100 kΩ
- Reference threshold voltage (V_{TH}): 7.5 V
- Input voltage range (V_{IN}): 2.5 V 12.5 V
- Output voltage range (V_{OUT}): 0 V 15 V



Typical Applications (continued)

8.2.1.2 Detailed Design Procedure

This noninverting comparator circuit applies the input voltage (V_{IN}) to the noninverting terminal of the op amp. Two resistors $(R_1 \text{ and } R_2)$ divide the supply voltage (V+) to create a mid-supply threshold voltage (V_{TH}) as calculated in Equation 1. The circuit is shown in Figure 53. When V_{IN} is less then V_{TH} , the output voltage transitions to the negative supply and equals the low-level output voltage. When V_{IN} is greater than V_{TH} , the output voltage transitions to the positive supply and equals the high-level output voltage.

In this example, resistor 1 and 2 have been selected to be 100 k Ω , which sets the reference threshold at 7.5 V. However, resistor 1 and 2 can be adjusted to modify the threshold using Equation 1. Resistor 1 and 2's values have also been selected to reduce power consumption, but these values can be further increased to reduce power consumption, or reduced to improve noise performance.

$$V_{TH} = \frac{R_2}{R_1 + R_2} \times V_{+} \tag{1}$$

8.2.1.3 Application Curve




Figure 54. Comparator Output Response to Input Voltage



9 Power Supply Recommendations

The TLV910x is specified for operation from 2.7 V to 16 V (±1.35 V to ±8 V); many specifications apply from -40°C to 125°C.

CAUTION

Supply voltages larger than 20 V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself.
 Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to
 the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds paying attention to the flow of the ground current. For more detailed information, see
 Circuit Board Layout Techniques.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as
 possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as
 opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 56, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

10.2 Layout Example




Figure 55. Schematic Representation



Layout Example (continued)




Figure 56. Operational Amplifier Board Layout for Noninverting Configuration




Figure 57. Example Layout for SC70 (DCK) Package



Layout Example (continued)




Figure 58. Example Layout for VSSOP-8 (DGK) Package




Figure 59. Example Layout for WSON-8 (DSG) Package

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 TINA-TI™ (Free Software Download)

TINATM is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic guick-start tool.

NOTE

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

11.2 Documentation Support

11.2.1 Related Documentation

Texas Instruments, Circuit Board Layout Techniques.

Texas Instruments, Op Amps for Everyone.

11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 3. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TLV9102	Click here	Click here	Click here	Click here	Click here	

11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.



11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.6 Trademarks

E2E is a trademark of Texas Instruments.

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





14-Nov-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_		_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PTLV9101IDBVR	ACTIVE	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PTLV9104IDR	ACTIVE	SOIC	D	14	2500	TBD	Call TI	Call TI	-40 to 125		Samples
TLV9101IDBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91V	
TLV9102IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T9102D	Samples
TLV9102IDSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T912	Samples
TLV9102IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T9102P	Samples
TLV9104IDR	PREVIEW	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV9104D	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

14-Nov-2019

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jan-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9102IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 10-Jan-2020




*All dimensions are nominal

Ī	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TLV9102IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0	



SMALL OUTLINE TRANSISTOR




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.




SMALL OUTLINE TRANSISTOR



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR






^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




PLASTIC SMALL OUTLINE - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated