











TLV431A-Q1, TLV431B-Q1

SLVS905A - DECEMBER 2008-REVISED OCTOBER 2017

TLV431x-Q1 Low-Voltage Adjustable Precision Shunt Regulator

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
- Low-Voltage Operation, $V_{RFF} = 1.24 \text{ V}$
- Adjustable Output Voltage, $V_O = V_{REF}$ to 6 V
- Reference Voltage Tolerances at 25°C
 - 0.5% for TLV431B
 - 1% for TLV431A
- Typical Temperature Drift
 - 11 mV (–40°C to 125°C)
- Low Operational Cathode Current, 80 µA Typ
- 0.25-Ω Typical Output Impedance
- See TLVH431 and TLVH432 for:
 - Wider V_{KA} (1.24 V to 18 V) and I_K (80 mA)
 - Multiple Pinouts for SOT-23-3 and SOT-89 **Packages**

Applications

- Adjustable Voltage and Current Referencing
- Secondary Side Regulation in Flyback SMPSs
- Zener Replacement
- Voltage Monitoring
- Comparator with Integrated Reference

3 Description

The TLV431 device is a low-voltage 3-terminal adjustable voltage reference with specified thermal stability over applicable industrial and commercial temperature ranges. Output voltage can be set to 1.24V on stand alone mode or any value between V_{RFF} (1.24 V) and 6 V with two external resistors (see Figure 23). These devices operate from a lower voltage (1.24 V) than the widely used TL431 and TL1431 shunt-regulator references.

When used with an optocoupler, the TLV431 device is an ideal voltage reference in isolated feedback circuits for 3-V to 3.3-V switching-mode power supplies. These devices have a typical output impedance of 0.25 Ω . Active output circuitry provides a very sharp turn-on characteristic, making them excellent replacements for low-voltage Zener diodes in many applications, including on-board regulation and adjustable power supplies.

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)
TLV431x-Q1	SOT-23 (3)	
	SOT-23 (5)	2.90 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1	8.3 Feature Description 10
2	Applications 1	8.4 Device Functional Modes1
3	Description 1	9 Applications and Implementation 18
4	Revision History2	9.1 Application Information
5	Pin Configuration and Functions	9.2 Typical Applications 19
6	Specifications4	10 Power Supply Recommendations 23
•	6.1 Absolute Maximum Ratings	11 Layout
	6.2 ESD Ratings	11.1 Layout Guidelines2
	6.3 Thermal Information	11.2 Layout Example2
	6.4 Recommended Operating Conditions	12 Device and Documentation Support 24
	6.5 Electrical Characteristics for TLV431A-Q1	12.1 Related Links24
	6.6 Electrical Characteristics for TLV431B-Q1	12.2 Receiving Notification of Documentation Updates 24
	6.7 Typical Characteristics	12.3 Community Resources24
7	Parameter Measurement Information 15	12.4 Trademarks 24
8	Detailed Description	12.5 Electrostatic Discharge Caution24
•	8.1 Overview	12.6 Glossary24
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable Information24

4 Revision History

Ch	nanges from Original (December 2008) to Revision A	Paç	је
•	Added Automotive AEC-Q100 feature		1
•	Added New typical curves	•	15


Submit Documentation Feedback


Copyright © 2008–2017, Texas Instruments Incorporated




5 Pin Configuration and Functions

DBV (SOT-23-5) PACKAGE (TOP VIEW)







NC-No internal connection

- * For TLV431A: NC No internal connection
- * For TLV431B: Pin 2 is attached to Substrate and must be connected to ANODE or left open.

Pin Functions

PIN		TVDE	DESCRIPTION		
NAME	DBZ	DBV	TYPE	DESCRIPTION	
CATHODE	2	3	I/O	Shunt Current/Voltage input	
REF	1	4	I	Threshold relative to common anode	
ANODE	3	5	0	Common pin, normally connected to ground	
NC	_	1	I	No Internal Connection	
*	_	2	I	Substrate Connection	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{KA}	Cathode voltage ⁽²⁾		7	V
I_{K}	Continuous cathode current range	-20	20	mA
I _{ref}	Reference current range	-0.05	3	mA
	Operating virtual junction temperature		150	°C
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT	
V	Floatroatatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾			
V _(ESD) Elec	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V 	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Thermal Information

		TLV		
	THERMAL METRIC ⁽¹⁾	DBV	DBZ	UNIT
		5 PINS	3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206	206	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	131	76	C/VV

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{KA}	Cathode voltage		V_{REF}	6	V
I _K	Cathode current		0.1	15	mA
T_A	Operating free-air temperature range	TLV431x-Q1	-40	125	°C

⁽²⁾ Voltage values are with respect to the anode terminal, unless otherwise noted.



6.5 Electrical Characteristics for TLV431A-Q1

at 25°C free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		Т	TLV431AQ			
	I ANAMETER		TEST CONDITIONS		TYP	MAX	UNIT	
		V - V	T _A = 25°C	1.228	1.24	1.252		
V_{REF}	Reference voltage	$V_{KA} = V_{REF},$ $I_{K} = 10 \text{ mA}$	T _A = full range ⁽¹⁾ (see Figure 22)	1.209		1.271	V	
V _{REF(dev)}	V _{REF} deviation over full temperature range (2)		$V_{KA} = V_{REF}, I_{K} = 10 \text{ mA}^{(1)}$ (see Figure 22)		11	31	mV	
$\frac{\Delta V_{REF}}{\Delta V_{KA}}$	Ratio of V_{REF} change in cathode voltage change		V _{KA} = V _{REF} to 6 V, I _K = 10 mA (see Figure 23)		-1.5	-2.7	mV/V	
I _{ref}	Reference terminal current	R2 = open	I_K = 10 mA, R1 = 10 kΩ, R2 = open (see Figure 23)		0.15	0.5	μΑ	
I _{ref(dev)}	I _{ref} deviation over full temperature range (2)		l _K = 10 mA, R1 = 10 kΩ, R2 = open ⁽¹⁾ (see Figure 23)		0.15	0.5	μΑ	
I _{K(min)}	Minimum cathode current for regulation	V _{KA} = V _{REF} (see Figure 22)			55	100	μΑ	
I _{K(off)}	Off-state cathode current	V _{REF} = 0, V _{KA} = 6 V (see Figure 24)			0.001	0.1	μA	
z _{KA}	Dynamic impedance (3)	V _{KA} = V _{REF} , f : (see Figure 22	≤ 1 kHz, I _K = 0.1 mA to 15 mA 2)		0.25	0.4	Ω	

(1) Full temperature range is -40°C to 125°C for TLV431x-Q1.

(2) The deviation parameters V_{REF(dev)} and I_{ref(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. The average full-range temperature coefficient of the reference input voltage, αV_{REF}, is defined as:

the rated temperature range. The average full
$$\left|\alpha V_{REF}\right| \left(\frac{ppm}{^{\circ}C}\right) = \frac{\left(\frac{V_{REF}(dev)}{V_{REF}\left(T_{A} = 25^{\circ}C\right)}\right) \times 10^{6}}{\Delta T_{A}}$$

where ΔT_A is the rated operating free-air temperature range of the device.

 αV_{REF} can be positive or negative, depending on whether minimum V_{REF} or maximum V_{REF} , respectively, occurs at the lower temperature

(3) The dynamic impedance is defined as $|z_{ka}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$

When the device is operating with two external resistors (see Figure 23), the total dynamic impedance of the circuit is defined as:

$$|z_{ka}|' = \frac{\Delta V}{\Delta I} \approx |z_{ka}| \times \left(1 + \frac{R1}{R2}\right)$$

Copyright © 2008-2017, Texas Instruments Incorporated



6.6 Electrical Characteristics for TLV431B-Q1

at 25°C free-air temperature (unless otherwise noted)

	DADAMETED	TEGT COMPLETIONS		TLV431BQ			LINUT
	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
		V - V	T _A = 25°C	1.234	1.24	1.246	
V_{REF}	Reference voltage	$V_{KA} = V_{REF},$ $I_K = 10 \text{ mA}$	T _A = full range ⁽¹⁾ (see Figure 22)	1.221		1.265	V
V _{REF(dev)}	V _{REF} deviation over full temperature range ⁽²⁾	$V_{KA} = V_{REF}$, I_{K} (see Figure 22)	= 10 mA ⁽¹⁾		11	31	mV
$\frac{\Delta V_{REF}}{\Delta V_{KA}}$	Ratio of V _{REF} change in cathode voltage change	$V_{KA} = V_{REF}$ to 6 V, $I_{K} = 10$ mA (see Figure 23)			-1.5	-2.7	mV/V
I _{ref}	Reference terminal current	$I_K = 10$ mA, R1 R2 = open (see Figure 23)	·		0.1	0.5	μΑ
I _{ref(dev)}	I _{ref} deviation over full temperature range ⁽²⁾	I _K = 10 mA, R1 R2 = open (see Figure 23)	= 10 kΩ,		0.15	0.5	μΑ
I _{K(min)}	Minimum cathode current for regulation	V _{KA} = V _{REF} (see	e Figure 22)		55	100	μΑ
I _{K(off)}	Off-state cathode current	$V_{REF} = 0$, $V_{KA} =$	6 V (see Figure 24)		0.001	0.1	μΑ
z _{KA}	Dynamic impedance ⁽³⁾	V _{KA} = V _{REF} , f ≤ (see Figure 22)	1 kHz, I _K = 0.1 mA to 15 mA		0.25	0.4	Ω

(1) Full temperature range is -40°C to 125°C for TLV431x-Q1.

(2) The deviation parameters V_{REF(dev)} and I_{ref(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. The average full-range temperature coefficient of the reference input voltage, αV_{REF}, is defined as:

$$\left|\alpha V_{REF}\right| \left(\frac{ppm}{^{\circ}C}\right) = \frac{\left(\frac{V_{REF(dev)}}{V_{REF}\left(T_{A} = 25^{\circ}C\right)}\right) \times 10^{6}}{\Delta T_{A}}$$

where ΔT_{A} is the rated operating free-air temperature range of the device.

 αV_{REF} can be positive or negative, depending on whether minimum V_{REF} or maximum V_{REF} , respectively, occurs at the lower temperature.

(3) The dynamic impedance is defined as $\left|z_{ka}\right| = \frac{\Delta V_{KA}}{\Delta I_{K}}$

When the device is operating with two external resistors (see Figure 23), the total dynamic impedance of the circuit is defined as:

$$|z_{ka}|' = \frac{\Delta V}{\Delta I} \approx |z_{ka}| \times \left(1 + \frac{R1}{R2}\right)$$


Submit Documentation Feedback

Copyright © 2008–2017, Texas Instruments Incorporated




6.7 Typical Characteristics

Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.





Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.




Submit Documentation Feedback

Copyright © 2008–2017, Texas Instruments Incorporated

Figure 11. Percentage Change in V_{REF} vs Operating Life at 55°C




Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.



Submit Documentation Feedback





Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.





Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.







Submit Documentation Feedback



Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.






Submit Documentation Feedback

Copyright © 2008–2017, Texas Instruments Incorporated




Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.




[‡] The areas under the curves represent conditions that may cause the device to oscillate. For $V_{KA} = 2$ -V and 3-V curves, R2 and V_{bat} were adjusted to establish the initial V_{KA} and I_{K} conditions with $C_{L} = 0$. V_{bat} and C_{L} then were adjusted to determine the ranges of stability.


Figure 18. Stability Boundary Conditions





Operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* table are not implied.







7 Parameter Measurement Information




Figure 22. Test Circuit for $V_{KA} = V_{REF}$, $V_O = V_{KA} = V_{REF}$




Figure 23. Test Circuit for $V_{KA} > V_{REF}$, $V_O = V_{KA} = V_{REF} \times (1 + R1/R2) + I_{ref} \times R1$




Figure 24. Test Circuit for I_{K(off)}



8 Detailed Description

8.1 Overview


TLV431 is a low power counterpart to TL431, having lower reference voltage (1.24 V vs 2.5 V) for lower voltage adjustability and lower minimum cathode current ($I_{k(min)}$ =100 μ A vs 1 mA). Like TL431, the TLV431 is used in conjunction with it's key components to behave as a single voltage reference, error amplifier, voltage clamp or comparator with integrated reference.

TLV431 can be operated and adjusted to cathode voltages from 1.24V to 6V, making this part optimum for a wide range of end equipments in industrial, auto, telecom & computing. In order for this device to behave as a shunt regulator or error amplifier, > 100 μ A ($I_{min}(max)$) must be supplied in to the cathode pin. Under this condition, feedback can be applied from the Cathode and Ref pins to create a replica of the internal reference voltage.

Various reference voltage options can be purchased with initial tolerances (at 25°C) of 0.5%, and 1%. These reference options are denoted by B (0.5%) and A (1.0%) after the TLV431x-Q1.

The TLV431x-Q1 devices are characterized for operation from -40°C to 125°C.

8.2 Functional Block Diagram



8.3 Feature Description

TLV431 consists of an internal reference and amplifier that outputs a sink current base on the difference between the reference pin and the virtual internal pin. The sink current is produced by an internal darlington pair.

When operated with enough voltage headroom (\geq 1.24 V) and cathode current (Ika), TLV431 forces the reference pin to 1.24 V. However, the reference pin can not be left floating, as it needs I_{ref} \geq 0.5 μ A (please see the *Functional Block Diagram*). This is because the reference pin is driven into an npn, which needs base current in order operate properly.

When feedback is applied from the Cathode and Reference pins, TLV431 behaves as a Zener diode, regulating to a constant voltage dependent on current being supplied into the cathode. This is due to the internal amplifier and reference entering the proper operating regions. The same amount of current needed in the above feedback situation must be applied to this device in open loop, servo or error amplifying implementations in order for it to be in the proper linear region giving TLV431 enough gain.

Unlike many linear regulators, TLV431 is internally compensated to be stable without an output capacitor between the cathode and anode. However, if it is desired to use an output capacitor Figure 18 can be used as a quide to assist in choosing the correct capacitor to maintain stability.



8.4 Device Functional Modes

8.4.1 Open Loop (Comparator)

When the cathode/output voltage or current of TLV431 is not being fed back to the reference/input pin in any form, this device is operating in open loop. With proper cathode current (Ika) applied to this device, TLV431 will have the characteristics shown in Figure 6. With such high gain in this configuration, TLV431 is typically used as a comparator. With the reference integrated makes TLV431 the preferred choice when users are trying to monitor a certain level of a single signal.

8.4.2 Closed Loop

When the cathode/output voltage or current of TLV431 is being fed back to the reference/input pin in any form, this device is operating in closed loop. The majority of applications involving TLV431 use it in this manner to regulate a fixed voltage or current. The feedback enables this device to behave as an error amplifier, computing a portion of the output voltage and adjusting it to maintain the desired regulation. This is done by relating the output voltage back to the reference pin in a manner to make it equal to the internal reference voltage, which can be accomplished via resistive or direct feedback.



9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Figure 25 shows the TLV431A, or TLV431B used in a 3.3-V isolated flyback supply. Output voltage V_O can be as low as reference voltage V_{REF} (1.24 V \pm 1%). The output of the regulator, plus the forward voltage drop of the optocoupler LED (1.24 + 1.4 = 2.64 V), determine the minimum voltage that can be regulated in an isolated supply configuration. Regulated voltage as low as 2.7 Vdc is possible in the topology shown in Figure 25.

The 431 family of devices are prevalent in these applications, being designers go to choice for secondary side regulation. Due to this prevalence, this section will further go on to explain operation and design in both states of TLV431 that this application will see, open loop (Comparator + Vref) & closed loop (Shunt Regulator).

Further information about system stability and using a TLV431 device for compensation can be found in the application note Compensation Design With TL431 for UCC28600, SLUA671.




Figure 25. Flyback With Isolation Using TLV431, TLV431A, or TLV431B as Voltage Reference and Error Amplifier

Submit Documentation Feedback

Copyright © 2008–2017, Texas Instruments Incorporated



9.2 Typical Applications

9.2.1 Comparator with Integrated Reference (Open Loop)




Figure 26. Comparator Application Schematic

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	0 V to 5 V
Input Resistance	10 kΩ
Supply Voltage	5 V
Cathode Current (lk)	500 μΑ
Output Voltage Level	~1 V - Vsup
Logic Input Thresholds VIH/VIL	VL

Table 1. Design Parameters

9.2.1.2 Detailed Design Procedure

Copyright © 2008-2017, Texas Instruments Incorporated

When using TLV431 as a comparator with reference, determine the following:

- Input voltage range
- · Reference voltage accuracy
- · Output logic input high and low level thresholds
- Current source resistance

9.2.1.2.1 Basic Operation

In the configuration shown in Figure 26 TLV431 will behave as a comparator, comparing the V_{ref} pin voltage to the internal virtual reference voltage. When provided a proper cathode current (I_k), TLV431 will have enough open loop gain to provide a quick response. With the TLV431's min Operating Current maximum (Imin) being 55 uA to 100 uA over temperature, operation below that could result in low gain, leading to a slow response.



9.2.1.2.2 Overdrive

Slow or inaccurate responses can also occur when the reference pin is not provided enough overdrive voltage. This is the amount of voltage that is higher than the internal virtual reference. The internal virtual reference voltage will be within the range of $1.24V \pm (0.5\% \text{ or } 1.0\%)$ depending on which version is being used.

The more overdrive voltage provided, the faster the TLV431 will respond. This can be seen in figures Figure 27 and Figure 28, where it displays the output responses to various input voltages.

For applications where TLV431 is being used as a comparator, it is best to set the trip point to greater than the positive expected error (i.e. +1.0% for the A version). For fast response, setting the trip point to > 10% of the internal V_{ref} should suffice.

For minimal voltage drop or difference from Vin to the ref pin, it is recommended to use an input resistor < 10 k Ω to provide I_{ref} .

9.2.1.2.3 Output Voltage and Logic Input Level

In order for TLV431 to properly be used as a comparator, the logic output must be readable by the recieving logic device. This is accomplished by knowing the input high and low level threshold voltage levels, typically denoted by V_{IH} & V_{II} .

As seen in Figure 27, TLV431's output low level voltage in open-loop/comparator mode is ~1 V, which is sufficient for some 3.3V supplied logic. However, would not work for 2.5 V and 1.8 V supplied logic. In order to accommodate this a resistive divider can be tied to the output to attenuate the output voltage to a voltage legible to the receiving low voltage logic device.


TLV431's output high voltage is approximately V_{sup} due to TLV431 being open-collector. If V_{sup} is much higher than the receiving logic's maximum input voltage tolerance, the output must be attenuated to accommodate the outgoing logic's reliability.

When using a resistive divider on the output, be sure to make the sum of the resistive divider (R1 & R2 in Figure 26) is much greater than R_{sup} in order to not interfere with TLV431's ability to pull close to V_{sup} when turning off.

9.2.1.2.3.1 Input Resistance

TLV431 requires an input resistance in this application in order to source the reference current (I_{ref}) needed from this device to be in the proper operating regions while turning on. The actual voltage seen at the ref pin will be $V_{ref}=V_{in}-I_{ref}*R_{in}$. Since I_{ref} can be as high as 0.5 μ A it is recommended to use a resistance small enough that will mitigate the error that I_{ref} creates from V_{in} .

9.2.1.3 Application Curves



Submit Documentation Feedback




Figure 28. Output Response with Large Overdrive Voltage



9.2.2 Shunt Regulator/Reference




Figure 29. Shunt Regulator Schematic

9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

 DESIGN PARAMETER
 EXAMPLE VALUE

 Reference Initial Accuracy
 1.0%

 Supply Voltage
 6 V

 Cathode Current (Ik)
 1 mA

 Output Voltage Level
 1.24 V - 6 V

 Load Capacitance
 100 nF

 Feedback Resistor Values and Accuracy (R1 & R2)
 10 kΩ

Table 2. Design Parameters

9.2.2.2 Detailed Design Procedure

When using TLV431 as a Shunt Regulator, determine the following:

- Input voltage range
- Temperature range
- Total accuracy
- · Cathode current
- Reference initial accuracy
- Output capacitance

9.2.2.2.1 Programming Output/Cathode Voltage

In order to program the cathode voltage to a regulated voltage a resistive bridge must be shunted between the cathode and anode pins with the mid point tied to the reference pin. This can be seen in Figure 29, with R1 & R2 being the resistive bridge. The cathode/output voltage in the shunt regulator configuration can be approximated by the equation shown in Figure 29. The cathode voltage can be more accuratel determined by taking in to account the cathode current:

$$V_O = (1 + R1/R2) * V_{ref} - I_{ref} * R1$$

In order for this equation to be valid, TLV431 must be fully biased so that it has enough open loop gain to mitigate any gain error. This can be done by meeting the I_{min} spec denoted in *Recommended Operating Conditions* table.



9.2.2.2.2 Total Accuracy

When programming the output above unity gain (Vka=Vref), TLV431 is susceptible to other errors that may effect the overall accuracy beyond V_{ref} . These errors include:


- R1 and R2 accuracies
- V_{I(dev)} Change in reference voltage over temperature
- $\Delta V_{ref} / \Delta V_{KA}$ Change in reference voltage to the change in cathode voltage
- |z_{KA}| Dynamic impedance, causing a change in cathode voltage with cathode current

Worst case cathode voltage can be determined taking all of the variables in to account. Application note SLVA445 assists designers in setting the shunt voltage to achieve optimum accuracy for this device.

9.2.2.2.3 Stability

Though TLV431 is stable with no capacitive load, the device that receives the shunt regulator's output voltage could present a capacitive load that is within the TLV431 region of stability, shown in Figure 18. Also, designers may use capacitive loads to improve the transient response or for power supply decoupling.

9.2.2.3 Application Curves





10 Power Supply Recommendations

When using TLV431 as a Linear Regulator to supply a load, designers will typically use a bypass capacitor on the output/cathode pin. When doing this, be sure that the capacitance is within the stability criteria shown in Figure 18.

In order to not exceed the maximum cathode current, be sure that the supply voltage is current limited. Also, be sure to limit the current being driven into the Ref pin, as not to exceed it's absolute maximum rating.

For applications shunting high currents, pay attention to the cathode and anode trace lengths, adjusting the width of the traces to have the proper current density.

11 Layout

11.1 Layout Guidelines

Place decoupling capacitors as close to the device as possible. Use appropriate widths for traces when shunting high currents to avoid excessive voltage drops.

11.2 Layout Example




Figure 31. DBZ Layout Example



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 3. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV431A-Q1	Click here	Click here	Click here	Click here	Click here
TLV431B-Q1	Click here	Click here	Click here	Click here	Click here

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



PACKAGE OPTION ADDENDUM

19-Oct-2017

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV431AQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VONQ	Samples
TLV431BQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VOMQ	Samples
TLV431BQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VOQQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

19-Oct-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV431A-Q1, TLV431B-Q1:

● Catalog: TLV431A, TLV431B


NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Oct-2017


TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV431AQDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV431BQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV431BQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3

www.ti.com 19-Oct-2017



*All dimensions are nominal

7 III GITTIOTIOTOTIC GITO TTOTTITIGI								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TLV431AQDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0	
TLV431BQDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0	
TLV431BQDBZRQ1	SOT-23	DBZ	3	3000	203.0	203.0	35.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203227/C








NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.






NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated