

## BUF634 250-mA High-Speed Buffer

A newer version of this device is now available: [BUF634A](#)

### 1 Features

- A newer version of this device is now available: [BUF634A](#)
- High output current: 250 mA
- Slew rate: 2000 V/μs
- Pin-selected bandwidth: 30 MHz to 180 MHz
- Low quiescent current: 1.5 mA (30 MHz BW)
- Wide supply range:  $\pm 2.25$  to  $\pm 18$  V
- Internal current limit
- Thermal shutdown protection
- 8-pin PDIP, SOIC-8, 5-lead TO-220, 5-lead DDPAK-TO-263 surface-mount

### 2 Applications

- Valve driver
- Solenoid driver
- Op amp current booster
- Line driver
- Headphone driver
- Video driver
- Motor driver
- Test equipment
- ATE pin driver

### 3 Description

The BUF634 is a high speed, unity-gain open-loop buffer recommended for a wide range of applications. The BUF634 can be used inside the feedback loop of op amps to increase output current, eliminate thermal feedback, and improve capacitive load drive.

For low power applications, the BUF634 operates on 1.5-mA quiescent current with 250-mA output, 2000-V/μs slew rate, and 30-MHz bandwidth. Bandwidth can be adjusted from 30 MHz to 180 MHz by connecting a resistor between V<sub>-</sub> and the BW Pin.

Output circuitry is fully protected by internal current limit and thermal shut-down, making the device rugged and easy to use.

The BUF634 is available in a variety of packages to suit mechanical and power dissipation requirements. Types include 8-pin PDIP, SOIC-8 surface-mount, 5-lead TO-220, and a 5-lead DDPAK-TO-263 surface-mount plastic power package.


The upgraded device, [BUF634A](#) offers a wider bandwidth (210 MHz) and a higher slew rate (3750 V/μs) at 40% lower quiescent current. See the [Device Comparison Table](#) for a selection of unity-gain, open-loop buffers from Texas Instruments.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
BUF634	SOIC (8)	3.91 mm x 4.90 mm
	PDIP (8)	6.35 mm x 9.81 mm
	TO-220 (5)	8.51 mm x 10.16 mm
	DDPAK/TO-263 (5)	8.42 mm x 10.16 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Boost the Output Current of any Operational Amplifier



An **IMPORTANT NOTICE** at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. **PRODUCTION DATA**.

## Table of Contents

<b>1</b>	<b>Features</b>	<b>1</b>	8.4	Device Functional Modes.....	11
<b>2</b>	<b>Applications</b>	<b>1</b>	<b>9</b>	<b>Application and Implementation</b>	<b>12</b>
<b>3</b>	<b>Description</b>	<b>1</b>	9.1	Application Information.....	12
<b>4</b>	<b>Revision History</b>	<b>2</b>	9.2	Typical Application .....	14
<b>5</b>	<b>Device Comparison Table</b>	<b>3</b>	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>15</b>
<b>6</b>	<b>Pin Configuration and Functions</b>	<b>3</b>	<b>11</b>	<b>Layout</b> .....	<b>15</b>
<b>7</b>	<b>Specifications</b> .....	<b>4</b>	11.1	Layout Guidelines .....	15
	7.1 Absolute Maximum Ratings .....	4	11.2	Layout Example .....	17
	7.2 ESD Ratings .....	4	<b>12</b>	<b>Device and Documentation Support</b> .....	<b>18</b>
	7.3 Recommended Operating Conditions.....	4	12.1	Device Support .....	18
	7.4 Thermal Information .....	4	12.2	Documentation Support .....	18
	7.5 Electrical Characteristics.....	5	12.3	Receiving Notification of Documentation Updates	18
	7.6 Typical Characteristics.....	7	12.4	Community Resources.....	18
<b>8</b>	<b>Detailed Description</b> .....	<b>10</b>	12.5	Trademarks .....	19
	8.1 Overview .....	10	12.6	Electrostatic Discharge Caution .....	19
	8.2 Functional Block Diagram .....	10	12.7	Glossary .....	19
	8.3 Feature Description.....	11	<b>13</b>	<b>Mechanical, Packaging, and Orderable</b> <b>Information</b> .....	<b>19</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (November 2015) to Revision B	Page
• Added discussion of BUF634A upgrade device to <i>Features</i> and <i>Description</i> sections .....	1
• Changed amplifier to OPA2810 and deleted table from <i>Boost the Output Current of any Operational Amplifier</i> figure.....	1
• Added <i>Device Comparison Table</i> .....	3


Changes from Original (September 2000) to Revision A	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section. .....	1

## 5 Device Comparison Table


DEVICE	V <sub>S±</sub> (V)	I <sub>Q/CHANNEL</sub> (mA)	BW (MHz)	SLEW RATE (V/μs)	VOLTAGE NOISE (nV/√Hz)	AMPLIFIER DESCRIPTION
BUF634A	±18	1.5 – 8.5	35 – 210	3750	3.4	Unity-gain, open-loop buffer
BUF634	±18	1.5 – 15	30 – 180	2000	4	Unity-gain, open-loop buffer
LMH6321	±18	11	110	1800	2.8	Unity-gain, open-loop buffer with adjustable current limit

## 6 Pin Configuration and Functions


**P and D Packages**  
8-Pin PDIP and SOIC  
Top View



**KC Package**  
5-Pin TO-220  
Top View



**KTT Package**  
5-Pin DDPAK/TO-263  
Top View



### Pin Functions

NAME	PIN		I/O	DESCRIPTION		
	NO.					
	8 PINS	5 PINS				
BW	1	1	I	Bandwidth adjust pin		
NC	2, 5, 8	—	—	No internal connection		
V+	7	5	I	Positive power supply		
V <sub>IN</sub>	3	2	I	Input		
V <sub>O</sub>	6	4	O	Output		
V-	4	3	I	Negative power supply		

**BUF634**

SBOS030B – SEPTEMBER 2000 – REVISED MARCH 2019

[www.ti.com](http://www.ti.com)

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage		±18	V
Input voltage		±V <sub>S</sub>	
Output short-circuit (to ground)		Continuous	
Operating temperature	-40	125	°C
Junction temperature		150	°C
Lead temperature (soldering, 10 s)		300	°C
Storage temperature, T <sub>stg</sub>	-55	125	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

	VALUE	UNIT
<b>BUF634F in PDIP and SOIC Packages</b>		
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>
<b>BUF634F in SOIC-8 Package Only</b>		
V <sub>(ESD)</sub>	Electrostatic discharge,	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>
<b>BUF634F in TO-220 and DDPAK Packages</b>		
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V <sub>S</sub> = (V <sub>+</sub> ) - (V <sub>-</sub> )	±2.25 (4.5)	±15 (30)	±18 (36)	V
T <sub>A</sub>	-40	+25	+85	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		BUF634				UNIT
		PDIP	SOIC	TO-220	DDPAK-TO-263	
		8 PINS	8 PINS	5 PINS	5 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	46.5	103.4	32.1	41.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	34.8	44.2	25.6	45	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	23.8	44.5	18.3	24.8	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	12	5.4	8.5	13.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	23.6	43.8	17.7	23.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	0.7	2.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 7.5 Electrical Characteristics

at  $T_A = +25^\circ\text{C}^{(1)}$ ,  $V_S = \pm 15 \text{ V}$ , specifications are for both low quiescent-current mode and wide-bandwidth mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>INPUT</b>							
	Offset Voltage				$\pm 30$	$\pm 100$	mV
	Offset Voltage vs Temperature	Specified Temperature Range			$\pm 100$		$\mu\text{V}/^\circ\text{C}$
	Offset Voltage vs Power Supply	$V_S = \pm 2.25 \text{ V}^{(2)}$ to $\pm 18 \text{ V}$		0.1	1		mV/V
Input Bias Current		$V_{IN} = 0\text{V}$	Low Quiescent Current Mode		$\pm 0.5$	$\pm 2$	$\mu\text{A}$
			Wide Bandwidth Mode		$\pm 5$	$\pm 20$	
Input Impedance		$R_L = 100 \Omega$	Low Quiescent Current Mode		$80 \parallel 8$		$\text{M}\Omega \parallel \text{pF}$
			Wide Bandwidth Mode		$8 \parallel 8$		
Noise Voltage	$f = 10 \text{ kHz}$				4		nV/ $\sqrt{\text{Hz}}$
<b>GAIN</b>							
Gain		$R_L = 1 \text{ k}\Omega$ , $V_O = \pm 10 \text{ V}$		0.95	0.99		V/V
		$R_L = 100 \Omega$ , $V_O = \pm 10 \text{ V}$		0.85	0.93		
		$R_L = 67 \Omega$ , $V_O = \pm 10 \text{ V}$		0.8	0.9		
<b>OUTPUT</b>							
Current Output, Continuous					$\pm 250$		mA
Voltage Output	Positive	$I_O = 10 \text{ mA}$		$(V+) - 2.1$	$(V+) - 1.7$		V
	Negative	$I_O = -10 \text{ mA}$		$(V-) + 2.1$	$(V-) + 1.8$		
	Positive	$I_O = 100 \text{ mA}$		$(V+) - 3$	$(V+) - 2.4$		
	Negative	$I_O = -100 \text{ mA}$		$(V-) + 4$	$(V-) + 3.5$		
	Positive	$I_O = 150 \text{ mA}$		$(V+) - 4$	$(V+) - 2.8$		
	Negative	$I_O = -150 \text{ mA}$		$(V-) + 5$	$(V-) + 4$		
Short-Circuit Current		Low Quiescent Current Mode			$\pm 350$	$\pm 550$	mA
		Wide Bandwidth Mode			$\pm 400$	$\pm 550$	
<b>DYNAMIC RESPONSE</b>							
Bandwidth, $-3\text{dB}$		$R_L = 1 \text{ k}\Omega$	Low Quiescent Current Mode		30		MHz
			Wide Bandwidth Mode		180		
		$R_L = 100 \Omega$	Low Quiescent Current Mode		20		
			Low Quiescent Current Mode		160		
Slew Rate	20 Vp-p, $R_L = 100 \Omega$				2000		V/ $\mu\text{s}$
Settling Time	0.1%	20-V Step, $R_L = 100 \Omega$			200		ns
	1%				50		
Differential Gain		3.58 MHz, $V_O = 0.7 \text{ V}$ , $R_L = 150 \Omega$	Low Quiescent Current Mode		4%		°
			Wide Bandwidth Mode		0.4%		
Differential Phase		3.58 MHz, $V_O = 0.7 \text{ V}$ , $R_L = 150 \Omega$	Low Quiescent Current Mode		2.5		°
			Wide Bandwidth Mode		0.1		

(1) Tests are performed on high speed automatic test equipment, at approximately  $25^\circ\text{C}$  junction temperature. The power dissipation of this product will cause some parameters to shift when warmed up. See [Typical Characteristics](#) for over-temperature performance.

(2) Limited output swing available at low supply voltage. See Output voltage specifications.

**BUF634**

SBOS030B – SEPTEMBER 2000 – REVISED MARCH 2019


[www.ti.com](http://www.ti.com)**Electrical Characteristics (continued)**

at  $T_A = +25^\circ\text{C}^{(1)}$ ,  $V_S = \pm 15 \text{ V}$ , specifications are for both low quiescent-current mode and wide-bandwidth mode (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLY</b>					
Specified Operating Voltage			$\pm 15$		V
Operating Voltage Range		$\pm 2.25^{(2)}$		$\pm 18$	V
$I_Q$ Quiescent Current	$I_O = 0$	Low Quiescent Current Mode	$\pm 1.5$	$\pm 2$	mA
		Wide Bandwidth Mode	$\pm 15$	$\pm 20$	
<b>TEMPERATURE RANGE</b>					
Specification		$-40$		85	$^\circ\text{C}$
Operating		$-40$		125	$^\circ\text{C}$
$T_J$ Thermal Shutdown Temperature			175		$^\circ\text{C}$

## 7.6 Typical Characteristics


at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$  (unless otherwise noted)




**Figure 1. Gain and Phase vs Frequency vs Quiescent Current**




**Figure 2. Gain and Phase vs Frequency vs Temperature**




**Figure 3. Gain and Phase vs Frequency vs Source Resistance**



**Figure 4. Gain and Phase vs Frequency vs Load Resistance**




**Figure 5. Gain and Phase vs Frequency vs Load Capacitance**



**Figure 6. Gain and Phase vs Frequency vs Load Capacitance**


## Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$  (unless otherwise noted)



## Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$  (unless otherwise noted)



## 8 Detailed Description


### 8.1 Overview

The BUF634 device is a high speed, unity-gain open-loop buffer recommended for a wide range of applications. The BUF634 device can be used inside the feedback loop of op amps to increase output current, eliminate thermal feedback, and improve capacitive load drive.

For low power applications, the BUF634 device operates on 1.5-mA quiescent current with 250-mA output, 2000-V/ $\mu$ s slew rate, and 30-MHz bandwidth. Bandwidth can be adjusted from 30 MHz to 180 MHz by connecting a resistor between V<sub>-</sub> and the BW Pin refer to [Figure 9](#) and [Figure 1](#). Output circuitry is fully protected by internal current limit and thermal shut-down, making it rugged and easy to use.

See the [Functional Block Diagram](#) section for a simplified circuit diagram of the BUF634 showing its open-loop complementary follower design.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Output Current

The BUF634 device can deliver up to  $\pm 250$ -mA continuous output current. Internal circuitry limits output current to approximately  $\pm 350$  mA; see [Figure 10](#). For many applications, however, the continuous output current will be limited by thermal effects.

The output voltage swing capability varies with junction temperature and output current (see [Figure 14](#)). Although all four package types are tested for the same output performance using a high speed test, the higher junction temperatures with the DIP and SO-8 package types often provide less output voltage swing. Junction temperature is reduced in the DDPAK surface-mount power package because it is soldered directly to the circuit board. The TO-220 package used with a good heat sink further reduces junction temperature, allowing maximum possible output swing.

## 8.4 Device Functional Modes

The BUF634 is operational when the power-supply voltage is greater than 4.5 V ( $\pm 2.25$  V). The maximum power supply voltage for the BUF634 is 36 V ( $\pm 18$  V). At low power supply conditions, such as  $\pm 2.25$  V, the output swing may be limited. Refer to [Electrical Characteristics](#) for additional information.


## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Figure 19 shows the BUF634 device connected as an open-loop buffer. The source impedance and optional input resistor,  $R_S$ , influence frequency response; see [Typical Characteristics](#). Power supplies should be bypassed with capacitors connected close to the device pins. Capacitor values as low as 0.1  $\mu$ F assure stable operation in most applications, but high output current and fast output slewing can demand large current transients from the power supplies. Solid tantalum 10- $\mu$ F capacitors are recommended. High frequency open-loop applications may benefit from special bypassing and layout considerations. See [High Frequency Applications](#) for more information.




**Figure 19. Buffer Connections**

#### 9.1.1 High Frequency Applications


The excellent bandwidth and fast slew rate of the BUF634 device are useful in a variety of high frequency open-loop applications. When operated open-loop, printed-circuit-board layout and bypassing technique can affect dynamic performance.

For best results, use a ground plane-type circuit board layout and bypass the power supplies with 0.1- $\mu$ F ceramic chip capacitors at the device pins in parallel with solid tantalum 10- $\mu$ F capacitors. Source resistance affects high-frequency peaking, step-response overshoot and ringing. Best response is usually achieved with a series input resistor of 25  $\Omega$  to 200  $\Omega$ , depending on the signal source. Response with some loads (especially capacitive) can be improved with a resistor of 10  $\Omega$  to 150  $\Omega$  in series with the output.




**Figure 20. High Performance Headphone Driver**

## Application Information (continued)




NOTE: (1) System bypass capacitors.

**Figure 21. Pseudo-Ground Driver**



**Figure 22. Current-Output Valve Driver**




**Figure 23. Bridge-Connected Motor Driver**

## 9.2 Typical Application

### 9.2.1 Boosting Op Amp Output Current

The BUF634 device can be connected inside the feedback loop of most op amps to increase output current (see Figure 24). When connected inside the feedback loop, the offset voltage of the BUF634 device and other errors are corrected by the feedback of the op amp.



OP AMP	RECOMMENDATIONS
OPA177, OPA1013 OPA111, OPA2111 OPA121, OPA234 <sup>(1)</sup> , OPA130 <sup>(1)</sup>	Use Low $I_Q$ mode. $G = 1$ stable.
OPA27, OPA2107 OPA602, OPA131 <sup>(1)</sup>	Low $I_Q$ mode is stable. Increasing $C_L$ may cause excessive ringing or instability. Use Wide BW mode.
OPA627, OPA132 <sup>(1)</sup>	Use Wide BW mode, $C_1 = 200\text{pF}$ . $G = 1$ stable.
OPA637, OPA37	Use Wide BW mode. These op amps are not $G = 1$ stable. Use in $G > 4$ .

NOTE: (1) Single, dual, and quad versions.

Figure 24. Boosting Op Amp Output Current

#### 9.2.1.1 Design Requirements

- Boost the output current of an OPA627
- Operate from  $\pm 15\text{V}$  power supplies
- Operate from  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$
- Gain = 23.5 V/V
- Output current =  $\pm 250\text{ mA}$
- Bandwidth greater than 100 kHz


#### 9.2.1.2 Detailed Design Procedure

To assure that the composite amplifier remains stable, the phase shift of the BUF634 device must remain small throughout the loop gain of the circuit. For a  $G=+1$  op amp circuit, the BUF634 device must contribute little additional phase shift (approximately  $20^\circ$  or less) at the unity-gain frequency of the op amp. Phase shift is affected by various operating conditions that may affect stability of the op amp; see [Typical Characteristics](#).

Most general-purpose or precision op amps remain unity-gain stable with the BUF634 device connected inside the feedback loop as shown. Large capacitive loads may require the BUF634 device to be connected for wide bandwidth for stable operation. High speed or fast-settling op amps generally require the wide bandwidth mode to remain stable and to assure good dynamic performance. To check for stability with an op amp, look for oscillations or excessive ringing on signal pulses with the intended load, and worst-case conditions that affect phase response of the buffer. Connect the circuit as shown in Figure 24. Choose resistors to provide a voltage gain of 23.5 V/V. Select the feedback resistor to be  $2.7\text{ k}\Omega$ . Choose the input resistor to be  $120\text{ }\Omega$ .

## Typical Application (continued)

### 9.2.1.3 Application Curve



**Figure 25. Frequency Response of Composite Amplifier**

## 10 Power Supply Recommendations

The BUF634 is specified for operation from 4.5V to 36 V ( $\pm 2.25$  V to  $\pm 18$  V). Many specifications apply from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics](#).

## 11 Layout

### 11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu\text{F}$  ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. For more detailed information refer to *Circuit Board Layout Techniques*, [SLOA089](#).
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in [Figure 27](#)
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at  $85^{\circ}\text{C}$  for 30 minutes is sufficient for most circumstances.


## Layout Guidelines (continued)

Power dissipated in the BUF634 device causes the junction temperature to rise. A thermal protection circuit in the BUF634 device disables the output when the junction temperature reaches approximately 175°C. When the thermal protection is activated, the output stage is disabled, allowing the device to cool. Quiescent current is approximately 6 mA during thermal shutdown. When the junction temperature cools to approximately 165°C, the output circuitry is again enabled. This can cause the protection circuit to cycle on and off with a period ranging from a fraction of a second to several minutes or more, depending on package type, signal, load and thermal environment.

The thermal protection circuit is designed to prevent damage during abnormal conditions. Any tendency to activate the thermal protection circuit during normal operation is a sign of an inadequate heat sink or excessive power dissipation for the package type.

The TO-220 package provides the best thermal performance. When the TO-220 is used with a properly sized heat sink, output is not limited by thermal performance. See Application Bulletin AB-037 for details on heat sink calculations. The DDPAK also has excellent thermal characteristics. Its mounting tab should be soldered to a circuit board copper area for good heat dissipation. [Figure 26](#) shows typical thermal resistance from junction to ambient as a function of the copper area. The mounting tab of the TO-220 and DDPAK packages is electrically-connected to the V<sub>–</sub> power supply.

The DIP and SO-8 surface-mount packages are excellent for applications requiring high output current with low average power dissipation. To achieve the best possible thermal performance with the DIP or SO-8 packages, solder the device directly to a circuit board. Because much of the heat is dissipated by conduction through the package pins, sockets will degrade thermal performance. Use wide circuit board traces on all the device pins, including pins that are not connected. With the DIP package, use traces on both sides of the printed circuit board if possible.



**Figure 26. Thermal Resistance vs Circuit Board Copper Area**


### 11.1.1 Power Dissipation

Power dissipation depends on power supply voltage, signal, and load conditions. With DC signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor,  $V_S - V_O$ . Power dissipation can be minimized by using the lowest possible power supply voltage necessary to assure the required output voltage swing.

For resistive loads, the maximum power dissipation occurs at a DC output voltage of one-half the power supply voltage. Dissipation with AC signals is lower. Application Bulletin [SBOS022](#) explains how to calculate or measure power dissipation with unusual signals and loads.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 150°C, maximum. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered. The thermal protection should trigger more than 45°C above the maximum expected ambient condition of your application.

## 11.2 Layout Example



**Figure 27. BUF634 Layout Example**

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### NOTE

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the [TINA-TI folder](#).

#### 12.1.2 TI Precision Designs

The BUF634 is featured in several TI Precision Designs, available online at <http://www.ti.com/>. TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits.

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Circuit board layout techniques](#) application report
- Texas Instruments, [Combining an amplifier with the BUF634](#) application note
- Texas Instruments, [Add current limit to the BUF634](#) application note
- Texas Instruments, [Power amplifier stress and power handling limitations](#) application note
- Texas Instruments, [Shelf-Life Evaluation of Lead-Free Component Finishes](#) application report

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** **TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** **TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.5 Trademarks

E2E is a trademark of Texas Instruments.

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

## 12.6 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.7 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BUF634F/500	NRND	DDPAK/ TO-263	KTT	5	500	Pb-Free (RoHS)	CU SN   Call TI	Level-2-260C-1 YEAR	-40 to 125	BUF634F	
BUF634F/500E3	NRND	DDPAK/ TO-263	KTT	5	500	Pb-Free (RoHS)	CU SN	Level-2-260C-1 YEAR	-40 to 125	BUF634F	
BUF634FKTTT	NRND	DDPAK/ TO-263	KTT	5	250	Pb-Free (RoHS)	CU SN   Call TI	Level-2-260C-1 YEAR	-40 to 125	BUF634F	
BUF634FKTTTE3	NRND	DDPAK/ TO-263	KTT	5	250	Pb-Free (RoHS)	CU SN	Level-2-260C-1 YEAR	-40 to 125	BUF634F	
BUF634P	NRND	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 125	BUF634P	
BUF634PG4	NRND	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 125	BUF634P	
BUF634T	NRND	TO-220	KC	5	49	Green (RoHS & no Sb/Br)	CU SN   Call TI	N / A for Pkg Type	-40 to 125	BUF634T	
BUF634TG3	NRND	TO-220	KC	5	49	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	BUF634T	
BUF634U	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	BUF 634U	
BUF634U/2K5	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	BUF 634U	
BUF634UE4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	BUF 634U	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BUF634F/500	DDPAK/TO-263	KT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
BUF634FKTTT	DDPAK/TO-263	KT	5	250	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
BUF634U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BUF634F/500	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
BUF634FKTTT	DDPAK/TO-263	KTT	5	250	367.0	367.0	45.0
BUF634U/2K5	SOIC	D	8	2500	367.0	367.0	35.0



# PACKAGE OUTLINE

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.




## PACKAGE OUTLINE

**KC0005A**

## **TO-220 - 16.51 mm max height**

TO-220



## NOTES:


1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Shape may vary per different assembly sites.

# EXAMPLE BOARD LAYOUT

KC0005A

TO-220 - 16.51 mm max height

TO-220




LAND PATTERN  
NON-SOLDER MASK DEFINED  
SCALE:12X

4215009/A 01/2017

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-001 variation BA.

4040082/E 04/2010

## MECHANICAL DATA

KTT (R-PSFM-G5)

## PLASTIC FLANGE-MOUNT PACKAGE



NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0.13) per side.




 Falls within JEDEC TO-263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.

4200577-4/G 01/13



KTT (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE

Example Board Layout  
(Note C)Example Stencil Design  
(Note D)

4208208-3/C 08/12

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-SM-782 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated