

## Summary

The Xilinx<sup>®</sup> Virtex<sup>®</sup> UltraScale+<sup>™</sup> FPGAs are available in -3, -2, -1 speed grades, with -3E devices having the highest performance. The -2LE devices can operate at a  $V_{CCINT}$  voltage at 0.85V or 0.72V and provide lower maximum static power. When operated at  $V_{CCINT} = 0.85V$ , using -2LE devices, the speed specification for the L devices is the same as the -2I speed grade. When operated at  $V_{CCINT} = 0.72V$ , the -2LE performance and static and dynamic power is reduced.

DC and AC characteristics are specified in extended (E), industrial (I), and military (M) temperature ranges. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade extended device are the same as for a -1 speed grade industrial device). However, only selected speed grades and/or devices are available in each temperature range.

The XQ references in this data sheet are specific to the devices available in XQ Ruggedized packages. See the *Defense-Grade UltraScale Architecture Data Sheet: Overview* (DS895) for further information on XQ Defense-grade part numbers, packages, and ordering information.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

This data sheet, part of an overall set of documentation on the Virtex UltraScale+ FPGAs, is available on the Xilinx website at [www.xilinx.com/documentation](http://www.xilinx.com/documentation).

## DC Characteristics

### Absolute Maximum Ratings

Table 1: Absolute Maximum Ratings

| Symbol                       | Description <sup>1</sup>                  | Min    | Max   | Units |
|------------------------------|-------------------------------------------|--------|-------|-------|
| <b>FPGA Logic</b>            |                                           |        |       |       |
| $V_{CCINT}$                  | Internal supply voltage                   | -0.500 | 1.000 | V     |
| $V_{CCINT\_IO}$ <sup>2</sup> | Internal supply voltage for the I/O banks | -0.500 | 1.000 | V     |
| $V_{CCAUX}$                  | Auxiliary supply voltage                  | -0.500 | 2.000 | V     |

Table 1: Absolute Maximum Ratings (cont'd)

| Symbol                                    | Description <sup>1</sup>                                                                                | Min    | Max                      | Units |
|-------------------------------------------|---------------------------------------------------------------------------------------------------------|--------|--------------------------|-------|
| V <sub>CCBRAM</sub>                       | Supply voltage for the block RAM memories                                                               | -0.500 | 1.000                    | V     |
| V <sub>CCO</sub>                          | Output drivers supply voltage for HD I/O banks (VU19P and VU23P only)                                   | -0.500 | 3.400                    | V     |
|                                           | Output drivers supply voltage for HP I/O banks                                                          | -0.500 | 2.000                    | V     |
| V <sub>CCAUX_IO</sub> <sup>3</sup>        | Auxiliary supply voltage for the I/O banks                                                              | -0.500 | 2.000                    | V     |
| V <sub>REF</sub>                          | Input reference voltage                                                                                 | -0.500 | 2.000                    | V     |
| V <sub>IN</sub> <sup>4, 5, 6</sup>        | I/O input voltage for HD I/O banks (VU19P and VU23P only)                                               | -0.550 | V <sub>CCO</sub> + 0.550 | V     |
|                                           | I/O input voltage for HP I/O banks                                                                      | -0.550 | V <sub>CCO</sub> + 0.550 | V     |
| V <sub>BATT</sub>                         | Key memory battery backup supply                                                                        | -0.500 | 2.000                    | V     |
| I <sub>DC</sub>                           | Available output current at the pad                                                                     | -20    | 20                       | mA    |
| I <sub>RMS</sub>                          | Available RMS output current at the pad                                                                 | -20    | 20                       | mA    |
| <b>High Bandwidth Memory (HBM)</b>        |                                                                                                         |        |                          |       |
| V <sub>CC_HBM</sub>                       | Supply voltage for the high-bandwidth memory                                                            | -0.300 | 1.500                    | V     |
| V <sub>CC_IO_HBM</sub>                    | I/O supply voltage for the high-bandwidth memory                                                        | -0.300 | 1.500                    | V     |
| V <sub>CCAUX_HBM</sub>                    | Auxiliary supply voltage for the high-bandwidth memory                                                  | -0.300 | 3.000                    | V     |
| <b>GTY or GTM Transceiver<sup>7</sup></b> |                                                                                                         |        |                          |       |
| V <sub>CCINT_GT</sub>                     | Digital supply voltage for select modules in the GTM transceivers                                       | -0.500 | 1.000                    | V     |
| V <sub>MGTAVCC</sub>                      | Analog supply voltage for transceiver circuits                                                          | -0.500 | 1.000                    | V     |
| V <sub>MGTAVTT</sub>                      | Analog supply voltage for transceiver termination circuits                                              | -0.500 | 1.300                    | V     |
| V <sub>MGTVCCAUX</sub>                    | Auxiliary analog Quad PLL (QPLL) voltage supply for transceivers                                        | -0.500 | 1.900                    | V     |
| V <sub>MGTREFCLK</sub>                    | Transceiver reference clock absolute input voltage                                                      | -0.500 | 1.300                    | V     |
| V <sub>MGTAVTTRCAL</sub>                  | Analog supply voltage for the resistor calibration circuit of the transceiver column                    | -0.500 | 1.300                    | V     |
| V <sub>IN</sub>                           | Receiver (RXP/RXN) and transmitter (TXP/TXN) absolute input voltage                                     | -0.500 | 1.200                    | V     |
| I <sub>DCIN-FLOAT</sub>                   | DC input current for receiver input pins DC coupled RX termination = floating <sup>8</sup>              | -      | 10                       | mA    |
| I <sub>DCIN-MGTAVTT</sub>                 | DC input current for receiver input pins DC coupled RX termination = V <sub>MGTAVTT</sub>               | -      | 10                       | mA    |
| I <sub>DCIN-GND</sub>                     | DC input current for receiver input pins DC coupled RX termination = GND <sup>9</sup>                   | -      | 0                        | mA    |
| I <sub>DCIN-PROG</sub>                    | DC input current for receiver input pins DC coupled RX termination = programmable <sup>10</sup>         | -      | 0                        | mA    |
| I <sub>DCOUT-FLOAT</sub>                  | DC output current for transmitter pins DC coupled RX termination = floating                             | -      | 6                        | mA    |
| I <sub>DCOUT-MGTAVTT</sub>                | DC output current for transmitter pins DC coupled RX termination = V <sub>MGTAVTT</sub>                 | -      | 6                        | mA    |
| <b>System Monitor</b>                     |                                                                                                         |        |                          |       |
| V <sub>CCADC</sub>                        | System Monitor supply relative to GNDADC                                                                | -0.500 | 2.000                    | V     |
| V <sub>REFP</sub>                         | System Monitor reference input relative to GNDADC                                                       | -0.500 | 2.000                    | V     |
| <b>Temperature<sup>11</sup></b>           |                                                                                                         |        |                          |       |
| T <sub>STG</sub>                          | Storage temperature for XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, and XCVU57P <sup>12</sup> | -55    | 120                      | °C    |
|                                           | Storage temperature (ambient) for all other devices                                                     | -65    | 150                      | °C    |

Table 1: Absolute Maximum Ratings (cont'd)

| Symbol           | Description <sup>1</sup>                                                                                                                                                                     | Min | Max | Units |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-------|
| T <sub>SOL</sub> | Maximum dry rework soldering temperature                                                                                                                                                     | –   | 260 | °C    |
|                  | Maximum reflow soldering temperature for FFVC1517, FLGF1924, FHGA2104, FHGB2104, FHGC2104, FLGA2104, FLGB2104, FLGC2104, FLVA2104, FLVB2104, FLVC2104, FLGA2577                              | –   | 245 | °C    |
|                  | Maximum reflow soldering temperature for lidless packages with stiffener ring (VSVA1365, FSVJ1760, FIGD2104, FSGD2104, FSVH1924, FSVH2104, FSGA2577, FSVH2892, FSVK2892, FSVA3824, FSVB3824) | –   | 240 | °C    |
|                  | Maximum reflow soldering temperature for the FFRC1517, FFRA2104, FFRB2104, and FFRC2104 packages                                                                                             | –   | 225 | °C    |
| T <sub>j</sub>   | Maximum junction temperature for XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, and XCVU57P                                                                                           | –   | 120 | °C    |
|                  | Maximum junction temperature for all other devices                                                                                                                                           | –   | 125 | °C    |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- V<sub>CCINT\_IO</sub> must be connected to V<sub>CCBRAM</sub>.
- V<sub>CCAUX\_IO</sub> must be connected to V<sub>CCAUX</sub>.
- The lower absolute voltage specification always applies.
- For I/O operation, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).
- When operating outside of the recommended operating conditions, refer to Table 4 and Table 5 for maximum overshoot and undershoot specifications.
- For more information on supported GTY transceiver terminations see the *UltraScale Architecture GTY Transceivers User Guide* (UG578) or *Virtex UltraScale+ FPGAs GTM Transceivers User Guide* (UG581).
- AC coupled operation is not supported for RX termination = floating.
- For GTY transceivers, DC coupled operation is not supported for RX termination = GND.
- DC coupled operation is not supported for RX termination = programmable.
- For soldering guidelines and thermal considerations, see the *UltraScale and UltraScale+ FPGAs Packaging and Pinouts Product Specification* (UG575).
- For devices with high-bandwidth memory (HBM), the storage temperature is the case surface temperature on the center/top side of the device. For the measurement conditions, refer to the JESD51-2 standard.

## Recommended Operating Conditions

Table 2: Recommended Operating Conditions

| Symbol                             | Description <sup>1, 2</sup>                                                              | Min   | Typ   | Max   | Units |
|------------------------------------|------------------------------------------------------------------------------------------|-------|-------|-------|-------|
| <b>FPGA Logic</b>                  |                                                                                          |       |       |       |       |
| V <sub>CCINT</sub>                 | Internal supply voltage                                                                  | 0.825 | 0.850 | 0.876 | V     |
|                                    | For -2LE (V <sub>CCINT</sub> = 0.72V) devices: internal supply voltage                   | 0.698 | 0.720 | 0.742 | V     |
|                                    | For -3E devices: internal supply voltage                                                 | 0.873 | 0.900 | 0.927 | V     |
| V <sub>CCINT_IO</sub> <sup>3</sup> | Internal supply voltage for the I/O banks                                                | 0.825 | 0.850 | 0.876 | V     |
|                                    | For -2LE (V <sub>CCINT</sub> = 0.72V) devices: internal supply voltage for the I/O banks | 0.825 | 0.850 | 0.876 | V     |
|                                    | For -3E devices: internal supply voltage for the I/O banks                               | 0.873 | 0.900 | 0.927 | V     |
| V <sub>CCBRAM</sub>                | Block RAM supply voltage                                                                 | 0.825 | 0.850 | 0.876 | V     |
|                                    | For -3E devices: block RAM supply voltage                                                | 0.873 | 0.900 | 0.927 | V     |
| V <sub>CCAUX</sub>                 | Auxiliary supply voltage                                                                 | 1.746 | 1.800 | 1.854 | V     |

Table 2: Recommended Operating Conditions (cont'd)

| Symbol                                 | Description <sup>1, 2</sup>                                                                         | Min    | Typ   | Max                      | Units |
|----------------------------------------|-----------------------------------------------------------------------------------------------------|--------|-------|--------------------------|-------|
| V <sub>CCO</sub> <sup>4, 5</sup>       | Supply voltage for HD I/O banks (VU19P and VU23P only)                                              | 1.140  | –     | 3.400                    | V     |
|                                        | Supply voltage for HP I/O banks                                                                     | 0.950  | –     | 1.900                    | V     |
| V <sub>CCAUX_IO</sub> <sup>6</sup>     | Auxiliary I/O supply voltage                                                                        | 1.746  | 1.800 | 1.854                    | V     |
| V <sub>IN</sub> <sup>7</sup>           | I/O input voltage                                                                                   | –0.200 | –     | V <sub>CCO</sub> + 0.200 | V     |
| I <sub>IN</sub> <sup>8</sup>           | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode | –      | –     | 10                       | mA    |
| V <sub>BATT</sub> <sup>9</sup>         | Battery voltage                                                                                     | 1.000  | –     | 1.890                    | V     |
| <b>High Bandwidth Memory</b>           |                                                                                                     |        |       |                          |       |
| V <sub>CC_HBM</sub>                    | Supply voltage for the high-bandwidth memory (HBM)                                                  | 1.164  | 1.200 | 1.236                    | V     |
| V <sub>CC_IO_HBM</sub>                 | I/O supply voltage for the high-bandwidth memory                                                    | 1.164  | 1.200 | 1.236                    | V     |
| V <sub>CCAUX_HBM</sub>                 | Auxiliary supply voltage for the high-bandwidth memory                                              | 2.425  | 2.500 | 2.575                    | V     |
| <b>GTY or GTM Transceiver</b>          |                                                                                                     |        |       |                          |       |
| V <sub>CCINT_GT</sub>                  | Digital supply voltage for select modules in the GTM transceivers                                   | 0.825  | 0.850 | 0.876                    | V     |
|                                        | For -3E devices: Digital supply voltage for select modules in the GTM transceivers supply voltage   | 0.873  | 0.900 | 0.927                    | V     |
| V <sub>MGTAVCC</sub> <sup>10</sup>     | Analog supply voltage for the GTY or GTM transceiver                                                | 0.873  | 0.900 | 0.927                    | V     |
| V <sub>MGTAVTT</sub> <sup>10</sup>     | Analog supply voltage for the GTY or GTM transmitter and receiver termination circuits              | 1.164  | 1.200 | 1.236                    | V     |
| V <sub>MGTVCCAUX</sub> <sup>10</sup>   | Auxiliary analog QPLL voltage supply for the transceivers                                           | 1.746  | 1.800 | 1.854                    | V     |
| V <sub>MGTAVTTRCAL</sub> <sup>10</sup> | Analog supply voltage for the resistor calibration circuit of the GTY or GTM transceiver column     | 1.164  | 1.200 | 1.236                    | V     |
| <b>System Monitor</b>                  |                                                                                                     |        |       |                          |       |
| V <sub>CCADC</sub>                     | System Monitor supply relative to GNDADC                                                            | 1.746  | 1.800 | 1.854                    | V     |
| V <sub>REFP</sub>                      | System Monitor externally supplied reference voltage relative to GNDADC                             | 1.200  | 1.250 | 1.300                    | V     |

Table 2: Recommended Operating Conditions (cont'd)

| Symbol              | Description <sup>1, 2</sup>                                                                                                                                       | Min | Typ | Max | Units |
|---------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|-------|
| <b>Temperature</b>  |                                                                                                                                                                   |     |     |     |       |
| $T_j$ <sup>11</sup> | Junction temperature operating range for XCVU31P, XCVU33P, XCVU35P, and XCVU37P, XCVU45P, XCVU47P, XCVU57P extended (E) temperature devices <sup>12, 13, 14</sup> | 0   | –   | 100 | °C    |
|                     | Junction temperature operating range for all other extended (E) temperature devices <sup>12</sup>                                                                 | 0   | –   | 100 | °C    |
|                     | Junction temperature operating range for industrial (I) temperature devices                                                                                       | –40 | –   | 100 | °C    |
|                     | Junction temperature operating range for eFUSE programming <sup>15</sup>                                                                                          | –40 | –   | 125 | °C    |

**Notes:**

- All voltages are relative to GND.
- For the design of the power distribution system consult the *UltraScale Architecture PCB Design User Guide* (UG583).
- $V_{CCINT\_IO}$  must be connected to  $V_{CCBRAM}$ .
- For  $V_{CCO\_0}$ , the minimum recommended operating voltage for power on and during configuration is 1.425V. After configuration, data is retained even if  $V_{CCO}$  drops to 0V.
- Includes  $V_{CCO}$  of 1.0V (HP I/O only), 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HD I/O only) at  $\pm 5\%$ , and 3.3V (HD I/O only) at  $+3/-5\%$ .
- $V_{CCAUX\_IO}$  must be connected to  $V_{CCAUX}$ .
- The lower absolute voltage specification always applies.
- A total of 200 mA per bank should not be exceeded.
- If battery is not used, connect  $V_{BATT}$  to either GND or  $V_{CCAUX}$ .
- Each voltage listed requires filtering as described in the *UltraScale Architecture GTY Transceivers User Guide* (UG578) or the *Virtex UltraScale + FPGAs GTM Transceivers User Guide* (UG581).
- Xilinx recommends measuring the  $T_j$  of a device using the system monitor as described in the *UltraScale Architecture System Monitor User Guide* (UG580). The system monitor temperature measurement errors (that are described in Table 79) must be accounted for in your design. For example, when using the system monitor with an external reference of 1.25V, and when the system monitor reports 97°C, there is a measurement error  $\pm 3^\circ\text{C}$ . A reading of 97°C is considered the maximum adjusted  $T_j$  ( $100^\circ\text{C} - 3^\circ\text{C} = 97^\circ\text{C}$ ).
- Devices labeled with the speed/temperature grade of -2LE can operate for a limited time at a junction temperature between 100°C and 110°C. Timing parameters adhere to the same speed file at 110°C as they do below 110°C, regardless of operating voltage (nominal voltage of 0.85V or a low-voltage of 0.72V). Operation up to  $T_j = 110^\circ\text{C}$  is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of the device lifetime.
- The recommended maximum operating temperature for high-bandwidth memory is 95°C.
- Devices with HBM and labeled with the speed/temperature grade of -2LE can operate for a limited time at a junction temperature between 95°C and 105°C. HBM operation up to  $T_j = 105^\circ\text{C}$  is limited to 4.1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 4.1% of the device lifetime, and for no longer than 96 hours at a time. While operating the HBM above 95°C, the refresh rate must be at least 4x the refresh rate at 95°C.
- Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).

## DC Characteristics Over Recommended Operating Conditions

Table 3: DC Characteristics Over Recommended Operating Conditions

| Symbol      | Description                                                                               | Min  | Typ <sup>1</sup> | Max | Units         |
|-------------|-------------------------------------------------------------------------------------------|------|------------------|-----|---------------|
| $V_{DRINT}$ | Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)         | 0.68 | –                | –   | V             |
| $V_{DRAUX}$ | Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)         | 1.5  | –                | –   | V             |
| $I_{REF}$   | $V_{REF}$ leakage current per pin                                                         | –    | –                | 15  | $\mu\text{A}$ |
| $I_L$       | Input or output leakage current per pin (HD I/O and HP I/O <sup>2</sup> ) (sample-tested) | –    | –                | 15  | $\mu\text{A}$ |

Table 3: DC Characteristics Over Recommended Operating Conditions (cont'd)

| Symbol                                                                                                                 | Description                                                                                        | Min                   | Typ <sup>1</sup>      | Max                   | Units    |
|------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|-----------------------|-----------------------|-----------------------|----------|
| $C_{IN}^3$                                                                                                             | Die input capacitance at the pad (HP I/O)                                                          | –                     | –                     | 3.1                   | pF       |
|                                                                                                                        | Die input capacitance at the pad (HD I/O)                                                          | –                     | –                     | 4.75                  | pF       |
| $I_{RPU}$                                                                                                              | Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 3.3V$                                    | 75                    | –                     | 190                   | $\mu A$  |
|                                                                                                                        | Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 2.5V$                                    | 50                    | –                     | 169                   | $\mu A$  |
|                                                                                                                        | Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 1.8V$                                    | 60                    | –                     | 120                   | $\mu A$  |
|                                                                                                                        | Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 1.5V$                                    | 30                    | –                     | 120                   | $\mu A$  |
|                                                                                                                        | Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 1.2V$                                    | 10                    | –                     | 100                   | $\mu A$  |
| $I_{RPD}$                                                                                                              | Pad pull-down (when selected) at $V_{IN} = 3.3V$                                                   | 60                    | –                     | 200                   | $\mu A$  |
|                                                                                                                        | Pad pull-down (when selected) at $V_{IN} = 1.8V$                                                   | 29                    | –                     | 120                   | $\mu A$  |
| $I_{CCADCON}$                                                                                                          | Analog supply current for the SYSMON circuits in the power-up state                                | –                     | –                     | 8                     | mA       |
| $I_{CCADCOFF}$                                                                                                         | Analog supply current for the SYSMON circuits in the power-down state                              | –                     | –                     | 1.5                   | mA       |
| $I_{BATT}^{4,5}$                                                                                                       | Battery supply current at $V_{BATT} = 1.89V$                                                       | –                     | –                     | 650                   | nA       |
|                                                                                                                        | Battery supply current at $V_{BATT} = 1.20V$                                                       | –                     | –                     | 150                   | nA       |
| $I_{PFS}^6$                                                                                                            | $V_{CCAUX}$ additional supply current during eFUSE programming                                     | –                     | –                     | 115                   | mA       |
| Internal $V_{REF}$                                                                                                     | 50% $V_{CCO}$                                                                                      | $V_{CCO} \times 0.49$ | $V_{CCO} \times 0.50$ | $V_{CCO} \times 0.51$ | V        |
|                                                                                                                        | 70% $V_{CCO}$                                                                                      | $V_{CCO} \times 0.69$ | $V_{CCO} \times 0.70$ | $V_{CCO} \times 0.71$ | V        |
| Differential termination                                                                                               | Programmable differential termination (TERM_100) for HP I/O banks                                  | –35%                  | 100                   | +35%                  | $\Omega$ |
| n                                                                                                                      | Temperature diode ideality factor                                                                  | –                     | 1.026                 | –                     | –        |
| r                                                                                                                      | Temperature diode series resistance                                                                | –                     | 2                     | –                     | $\Omega$ |
| <b>Calibrated programmable on-die termination (DCI) in HP I/O banks<sup>7</sup> (measured per JEDEC specification)</b> |                                                                                                    |                       |                       |                       |          |
| $R^9$                                                                                                                  | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_40 | –10% <sup>8</sup>     | 40                    | +10% <sup>8</sup>     | $\Omega$ |
|                                                                                                                        | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_48 | –10% <sup>8</sup>     | 48                    | +10% <sup>8</sup>     | $\Omega$ |
|                                                                                                                        | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_60 | –10% <sup>8</sup>     | 60                    | +10% <sup>8</sup>     | $\Omega$ |
|                                                                                                                        | Programmable input termination to $V_{CCO}$ where ODT = RTT_40                                     | –10% <sup>8</sup>     | 40                    | +10% <sup>8</sup>     | $\Omega$ |
|                                                                                                                        | Programmable input termination to $V_{CCO}$ where ODT = RTT_48                                     | –10% <sup>8</sup>     | 48                    | +10% <sup>8</sup>     | $\Omega$ |
|                                                                                                                        | Programmable input termination to $V_{CCO}$ where ODT = RTT_60                                     | –10% <sup>8</sup>     | 60                    | +10% <sup>8</sup>     | $\Omega$ |
|                                                                                                                        | Programmable input termination to $V_{CCO}$ where ODT = RTT_120                                    | –10% <sup>8</sup>     | 120                   | +10% <sup>8</sup>     | $\Omega$ |
|                                                                                                                        | Programmable input termination to $V_{CCO}$ where ODT = RTT_240                                    | –10% <sup>8</sup>     | 240                   | +10% <sup>8</sup>     | $\Omega$ |

Table 3: DC Characteristics Over Recommended Operating Conditions (cont'd)

| Symbol                                                                                                  | Description                                                                                                | Min  | Typ <sup>1</sup> | Max  | Units |
|---------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|------|------------------|------|-------|
| <b>Uncalibrated programmable on-die termination in HP I/Os banks (measured per JEDEC specification)</b> |                                                                                                            |      |                  |      |       |
| R <sup>9</sup>                                                                                          | Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 where ODT = RTT_40 | -50% | 40               | +50% | Ω     |
|                                                                                                         | Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 where ODT = RTT_48 | -50% | 48               | +50% | Ω     |
|                                                                                                         | Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 where ODT = RTT_60 | -50% | 60               | +50% | Ω     |
|                                                                                                         | Programmable input termination to V <sub>CCO</sub> where ODT = RTT_40                                      | -50% | 40               | +50% | Ω     |
|                                                                                                         | Programmable input termination to V <sub>CCO</sub> where ODT = RTT_48                                      | -50% | 48               | +50% | Ω     |
|                                                                                                         | Programmable input termination to V <sub>CCO</sub> where ODT = RTT_60                                      | -50% | 60               | +50% | Ω     |
|                                                                                                         | Programmable input termination to V <sub>CCO</sub> where ODT = RTT_120                                     | -50% | 120              | +50% | Ω     |
|                                                                                                         | Programmable input termination to V <sub>CCO</sub> where ODT = RTT_240                                     | -50% | 240              | +50% | Ω     |
| <b>Uncalibrated programmable on-die termination in HD I/O banks (measured per JEDEC specification)</b>  |                                                                                                            |      |                  |      |       |
| R <sup>9</sup>                                                                                          | Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 where ODT = RTT_48 | -50% | 48               | +50% | Ω     |

**Notes:**

- Typical values are specified at nominal voltage, 25°C.
- For the HP I/O banks with a V<sub>CCO</sub> of 1.8V and separated V<sub>CCO</sub> and V<sub>CCAUX\_IO</sub> power supplies, the I<sub>L</sub> maximum current is 70 μA.
- This measurement represents the die capacitance at the pad, not including the package.
- Maximum value specified for worst case process at 25°C. For the XCVU5P, XCVU7P, XCVU9P, XCVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, and XCVU57P devices, multiply the value by the number of super-logic regions (SLRs) in the device.
- I<sub>BATT</sub> is measured when the battery-backed RAM (BBRAM) is enabled.
- Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).
- VRP resistor tolerance is (240Ω ±1%).
- If VRP resides at a different bank (DCI cascade), the range increases to ±15%.
- On-die input termination resistance, for more information see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).

## V<sub>IN</sub> Maximum Allowed AC Voltage Overshoot and Undershoot

Table 4: V<sub>IN</sub> Maximum Allowed AC Voltage Overshoot and Undershoot for HD I/O Banks

| AC Voltage Overshoot <sup>1</sup> | % of UI <sup>2</sup> at -40°C to 100°C | AC Voltage Undershoot <sup>1</sup> | % of UI <sup>2</sup> at -40°C to 100°C |
|-----------------------------------|----------------------------------------|------------------------------------|----------------------------------------|
| V <sub>CCO</sub> + 0.30           | 100%                                   | -0.30                              | 100%                                   |
| V <sub>CCO</sub> + 0.35           | 100%                                   | -0.35                              | 90%                                    |
| V <sub>CCO</sub> + 0.40           | 100%                                   | -0.40                              | 78%                                    |
| V <sub>CCO</sub> + 0.45           | 100%                                   | -0.45                              | 40%                                    |
| V <sub>CCO</sub> + 0.50           | 100%                                   | -0.50                              | 24%                                    |
| V <sub>CCO</sub> + 0.55           | 100%                                   | -0.55                              | 18.0%                                  |
| V <sub>CCO</sub> + 0.60           | 100%                                   | -0.60                              | 13.0%                                  |
| V <sub>CCO</sub> + 0.65           | 100%                                   | -0.65                              | 10.8%                                  |
| V <sub>CCO</sub> + 0.70           | 92%                                    | -0.70                              | 9.0%                                   |
| V <sub>CCO</sub> + 0.75           | 92%                                    | -0.75                              | 7.0%                                   |
| V <sub>CCO</sub> + 0.80           | 92%                                    | -0.80                              | 6.0%                                   |
| V <sub>CCO</sub> + 0.85           | 92%                                    | -0.85                              | 5.0%                                   |
| V <sub>CCO</sub> + 0.90           | 92%                                    | -0.90                              | 4.0%                                   |
| V <sub>CCO</sub> + 0.95           | 92%                                    | -0.95                              | 2.5%                                   |

**Notes:**

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 μs.
3. For the -1M devices, the temperature limits are -55°C to 125°C.

Table 5: V<sub>IN</sub> Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks

| AC Voltage Overshoot <sup>1</sup> | % of UI <sup>2</sup> at -40°C to 100°C | AC Voltage Undershoot <sup>1</sup> | % of UI <sup>2</sup> at -40°C to 100°C |
|-----------------------------------|----------------------------------------|------------------------------------|----------------------------------------|
| V <sub>CCO</sub> + 0.30           | 100%                                   | -0.30                              | 100%                                   |
| V <sub>CCO</sub> + 0.35           | 100%                                   | -0.35                              | 100%                                   |
| V <sub>CCO</sub> + 0.40           | 92%                                    | -0.40                              | 92%                                    |
| V <sub>CCO</sub> + 0.45           | 50%                                    | -0.45                              | 50%                                    |
| V <sub>CCO</sub> + 0.50           | 20%                                    | -0.50                              | 20%                                    |
| V <sub>CCO</sub> + 0.55           | 10%                                    | -0.55                              | 10%                                    |
| V <sub>CCO</sub> + 0.60           | 6%                                     | -0.60                              | 6%                                     |
| V <sub>CCO</sub> + 0.65           | 2%                                     | -0.65                              | 2%                                     |
| V <sub>CCO</sub> + 0.70           | 2%                                     | -0.70                              | 2%                                     |

**Notes:**

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 μs.
3. For the -1M devices, the temperature limits are -55°C to 125°C.



# Quiescent Supply Current

Table 6: Typical Quiescent Supply Current

| Symbol                 | Description <sup>1, 2, 3</sup>                 | Device      | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |       |       | Units |
|------------------------|------------------------------------------------|-------------|-------------------------------------------------------|-------|-------|-------|-------|
|                        |                                                |             | 0.90V                                                 | 0.85V |       | 0.72V |       |
|                        |                                                |             | -3                                                    | -2    | -1    | -2    |       |
| I <sub>CCINTQ</sub>    | Quiescent V <sub>CCINT</sub> supply current    | XCVU3P      | 2384                                                  | 2276  | 2276  | 2017  | mA    |
|                        |                                                | XCVU5P      | 4769                                                  | 4552  | 4552  | 4034  | mA    |
|                        |                                                | XCVU7P      | 4769                                                  | 4552  | 4552  | 4034  | mA    |
|                        |                                                | XCVU9P      | 7153                                                  | 6828  | 6828  | 6050  | mA    |
|                        |                                                | XCVU11P     | 7567                                                  | 7202  | 7202  | 6332  | mA    |
|                        |                                                | XCVU13P     | 10090                                                 | 9602  | 9602  | 8442  | mA    |
|                        |                                                | XCVU19P     | N/A                                                   | 21219 | 21219 | N/A   | mA    |
|                        |                                                | XCVU23P     | 6784                                                  | 6480  | 6480  | 5758  | mA    |
|                        |                                                | XCVU27P     | 9962                                                  | 9516  | 9516  | 8449  | mA    |
|                        |                                                | XCVU29P     | 9962                                                  | 9516  | 9516  | 8449  | mA    |
|                        |                                                | XCVU31P     | 2528                                                  | 2406  | 2406  | 2115  | mA    |
|                        |                                                | XCVU33P     | 2528                                                  | 2406  | 2406  | 2115  | mA    |
|                        |                                                | XCVU35P     | 5051                                                  | 4807  | 4807  | 4226  | mA    |
|                        |                                                | XCVU37P     | 7573                                                  | 7207  | 7207  | 6336  | mA    |
|                        |                                                | XCVU45P     | 5051                                                  | 4807  | 4807  | 4226  | mA    |
|                        |                                                | XCVU47P     | 7573                                                  | 7207  | 7207  | 6336  | mA    |
|                        |                                                | XCVU57P     | 9835                                                  | 9421  | 9421  | 8425  | mA    |
| I <sub>CCINT_IOQ</sub> | Quiescent V <sub>CCINT_IO</sub> supply current | XCVU3P      | 149                                                   | 144   | 144   | 144   | mA    |
|                        |                                                | XCVU5P      | 298                                                   | 287   | 287   | 287   | mA    |
|                        |                                                | XCVU7P      | 298                                                   | 287   | 287   | 287   | mA    |
|                        |                                                | XCVU9P      | 447                                                   | 431   | 431   | 431   | mA    |
|                        |                                                | XCVU11P     | 182                                                   | 176   | 176   | 176   | mA    |
|                        |                                                | XCVU13P     | 243                                                   | 234   | 234   | 234   | mA    |
|                        |                                                | XCVU19P     | N/A                                                   | 515   | 515   | N/A   | mA    |
|                        |                                                | XCVU23P     | 234                                                   | 226   | 226   | 226   | mA    |
|                        |                                                | XCVU27P     | 241                                                   | 232   | 232   | 232   | mA    |
|                        |                                                | XCVU29P     | 241                                                   | 232   | 232   | 232   | mA    |
|                        |                                                | XCVU31P     | 747                                                   | 723   | 723   | 723   | mA    |
|                        |                                                | XCVU33P     | 747                                                   | 723   | 723   | 723   | mA    |
|                        |                                                | XCVU35P     | 776                                                   | 750   | 750   | 750   | mA    |
|                        |                                                | XCVU37P     | 804                                                   | 778   | 778   | 778   | mA    |
|                        |                                                | XCVU45P     | 776                                                   | 750   | 750   | 750   | mA    |
|                        |                                                | XCVU47P     | 804                                                   | 778   | 778   | 778   | mA    |
|                        |                                                | XCVU57P     | 946                                                   | 915   | 915   | 915   | mA    |
| I <sub>CCOQ</sub>      | Quiescent V <sub>CCO</sub> supply current      | All devices | 1                                                     | 1     | 1     | 1     | mA    |

Table 6: Typical Quiescent Supply Current (cont'd)

| Symbol                 | Description <sup>1, 2, 3</sup>                 | Device  | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       | Units |
|------------------------|------------------------------------------------|---------|-------------------------------------------------------|-------|------|-------|-------|
|                        |                                                |         | 0.90V                                                 | 0.85V |      | 0.72V |       |
|                        |                                                |         | -3                                                    | -2    | -1   | -2    |       |
| I <sub>CCAUXQ</sub>    | Quiescent V <sub>CCAUX</sub> supply current    | XCVU3P  | 268                                                   | 268   | 268  | 268   | mA    |
|                        |                                                | XCVU5P  | 535                                                   | 535   | 535  | 535   | mA    |
|                        |                                                | XCVU7P  | 535                                                   | 535   | 535  | 535   | mA    |
|                        |                                                | XCVU9P  | 1015                                                  | 1015  | 1015 | 1015  | mA    |
|                        |                                                | XCVU11P | 819                                                   | 819   | 819  | 819   | mA    |
|                        |                                                | XCVU13P | 1091                                                  | 1091  | 1091 | 1091  | mA    |
|                        |                                                | XCVU19P | N/A                                                   | 1662  | 1662 | N/A   | mA    |
|                        |                                                | XCVU23P | 735                                                   | 735   | 735  | 735   | mA    |
|                        |                                                | XCVU27P | 1091                                                  | 1091  | 1091 | 1091  | mA    |
|                        |                                                | XCVU29P | 1091                                                  | 1091  | 1091 | 1091  | mA    |
|                        |                                                | XCVU31P | 223                                                   | 223   | 223  | 223   | mA    |
|                        |                                                | XCVU33P | 223                                                   | 223   | 223  | 223   | mA    |
|                        |                                                | XCVU35P | 444                                                   | 444   | 444  | 444   | mA    |
|                        |                                                | XCVU37P | 665                                                   | 665   | 665  | 665   | mA    |
|                        |                                                | XCVU45P | 444                                                   | 444   | 444  | 444   | mA    |
|                        |                                                | XCVU47P | 665                                                   | 665   | 665  | 665   | mA    |
|                        |                                                | XCVU57P | 711                                                   | 711   | 711  | 711   | mA    |
| I <sub>CCAUX_IOQ</sub> | Quiescent V <sub>CCAUX_IO</sub> supply current | XCVU3P  | 62                                                    | 62    | 62   | 62    | mA    |
|                        |                                                | XCVU5P  | 124                                                   | 124   | 124  | 124   | mA    |
|                        |                                                | XCVU7P  | 124                                                   | 124   | 124  | 124   | mA    |
|                        |                                                | XCVU9P  | 187                                                   | 187   | 187  | 187   | mA    |
|                        |                                                | XCVU11P | 79                                                    | 79    | 79   | 79    | mA    |
|                        |                                                | XCVU13P | 105                                                   | 105   | 105  | 105   | mA    |
|                        |                                                | XCVU19P | N/A                                                   | 218   | 218  | N/A   | mA    |
|                        |                                                | XCVU23P | 100                                                   | 100   | 100  | 100   | mA    |
|                        |                                                | XCVU27P | 105                                                   | 105   | 105  | 105   | mA    |
|                        |                                                | XCVU29P | 105                                                   | 105   | 105  | 105   | mA    |
|                        |                                                | XCVU31P | 27                                                    | 27    | 27   | 27    | mA    |
|                        |                                                | XCVU33P | 27                                                    | 27    | 27   | 27    | mA    |
|                        |                                                | XCVU35P | 53                                                    | 53    | 53   | 53    | mA    |
|                        |                                                | XCVU37P | 80                                                    | 80    | 80   | 80    | mA    |
|                        |                                                | XCVU45P | 53                                                    | 53    | 53   | 53    | mA    |
|                        |                                                | XCVU47P | 80                                                    | 80    | 80   | 80    | mA    |
|                        |                                                | XCVU57P | 35                                                    | 35    | 35   | 35    | mA    |

Table 6: Typical Quiescent Supply Current (cont'd)

| Symbol               | Description <sup>1, 2, 3</sup>               | Device  | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |     |       | Units |
|----------------------|----------------------------------------------|---------|-------------------------------------------------------|-------|-----|-------|-------|
|                      |                                              |         | 0.90V                                                 | 0.85V |     | 0.72V |       |
|                      |                                              |         | -3                                                    | -2    | -1  | -2    |       |
| I <sub>CCBRAMQ</sub> | Quiescent V <sub>CCBRAM</sub> supply current | XCVU3P  | 45                                                    | 43    | 43  | 43    | mA    |
|                      |                                              | XCVU5P  | 90                                                    | 85    | 85  | 85    | mA    |
|                      |                                              | XCVU7P  | 90                                                    | 85    | 85  | 85    | mA    |
|                      |                                              | XCVU9P  | 134                                                   | 128   | 128 | 128   | mA    |
|                      |                                              | XCVU11P | 130                                                   | 124   | 124 | 124   | mA    |
|                      |                                              | XCVU13P | 174                                                   | 165   | 165 | 165   | mA    |
|                      |                                              | XCVU19P | N/A                                                   | 114   | 114 | N/A   | mA    |
|                      |                                              | XCVU23P | 66                                                    | 63    | 63  | 63    | mA    |
|                      |                                              | XCVU27P | 174                                                   | 165   | 165 | 165   | mA    |
|                      |                                              | XCVU29P | 174                                                   | 165   | 165 | 165   | mA    |
|                      |                                              | XCVU31P | 43                                                    | 41    | 41  | 41    | mA    |
|                      |                                              | XCVU33P | 43                                                    | 41    | 41  | 41    | mA    |
|                      |                                              | XCVU35P | 87                                                    | 83    | 83  | 83    | mA    |
|                      |                                              | XCVU37P | 130                                                   | 124   | 124 | 124   | mA    |
|                      |                                              | XCVU45P | 87                                                    | 83    | 83  | 83    | mA    |
|                      |                                              | XCVU47P | 130                                                   | 124   | 124 | 124   | mA    |
|                      |                                              | XCVU57P | 259                                                   | 246   | 246 | 246   | mA    |

**Notes:**

- Typical values are specified at nominal voltage, 85°C junction temperatures (T<sub>j</sub>) with single-ended SelectIO™ resources.
- Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, and all I/O pins are 3-state and floating.
- Use the Xilinx® Power Estimator (XPE) spreadsheet tool (download at [www.xilinx.com/power](http://www.xilinx.com/power)) to estimate static power consumption for conditions or supplies other than those specified.

## Power Supply Sequencing

### Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V<sub>CCINT</sub>, V<sub>CCINT\_IO</sub>/V<sub>CCBRAM</sub>, V<sub>CCAUX</sub>/V<sub>CCAUX\_IO</sub>, and V<sub>CCO</sub> to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V<sub>CCINT</sub> and V<sub>CCINT\_IO</sub>/V<sub>CCBRAM</sub> have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. V<sub>CCINT\_IO</sub> must be connected to V<sub>CCBRAM</sub>. If V<sub>CCAUX</sub>/V<sub>CCAUX\_IO</sub> and V<sub>CCO</sub> have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. V<sub>CCAUX</sub> and V<sub>CCAUX\_IO</sub> must be connected together. V<sub>CCADC</sub> and V<sub>REF</sub> can be powered at any time and have no power-up sequencing requirements.

For devices with HBM, the HBM power supplies can be powered on/off after or in-parallel with the core power supplies. The required power-on sequence is V<sub>CCAUX\_HBM</sub> and V<sub>CCINT\_IO</sub> followed by V<sub>CC\_HBM</sub>/V<sub>CC\_IO\_HBM</sub>. V<sub>CC\_IO\_HBM</sub> must be connected to V<sub>CC\_HBM</sub>. V<sub>CCAUX\_HBM</sub> must be equal to or higher than V<sub>CC\_HBM</sub> at all times. The recommended power-off sequence is the reverse of the power-on sequence.

The recommended power-on sequence to achieve minimum current draw for the GTY or GTM transceivers is  $V_{CCINT}$ ,  $V_{CCINT\_GT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{CCINT\_GT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTAVCC}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. When  $V_{CCINT}$  and  $V_{CCINT\_GT}$  have the same recommended operating conditions,  $V_{CCINT}$  and  $V_{CCINT\_GT}$  can be connected to the same power regulation circuit. When  $V_{CCINT}$  and  $V_{CCINT\_GT}$  are connected to separate regulation circuits,  $V_{CCINT\_GT}$  must be within the recommended operating condition before device configuration. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw. If these recommended sequences are not met, current drawn from  $V_{MGTAVTT}$  can be higher than specifications during power-up and power-down.

## Power Supply Requirements

Table 7 shows the minimum current, in addition to  $I_{CCQ}$  maximum, required by each Virtex UltraScale+ FPGA for proper power-on and configuration. If these current minimums are met, the device powers on after all supplies have passed through their power-on reset threshold voltages. The device must not be configured until after  $V_{CCINT}$  is applied. Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies. The XPE spreadsheet tool (download at <https://www.xilinx.com/power>) is also used to estimate power-on current for all supplies.

Table 7: Power-on Current by Device

| Device           | $I_{CCINTMIN}$       | $I_{CCINT\_IOMIN} + I_{CCBRAMMIN}$    | $I_{CCOMIN}$     | $I_{CCAUXMIN} + I_{CCAUX\_IOMIN}$    | Units |
|------------------|----------------------|---------------------------------------|------------------|--------------------------------------|-------|
| XCVU3P, XQVU3P   | $I_{CCINTQ} + 2000$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 670$  | $I_{CCOQ} + 50$  | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 350$  | mA    |
| XCVU5P           | $I_{CCINTQ} + 4000$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 1340$ | $I_{CCOQ} + 100$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 700$  | mA    |
| XCVU7P, XQVU7P   | $I_{CCINTQ} + 4000$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 1340$ | $I_{CCOQ} + 100$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 700$  | mA    |
| XCVU9P           | $I_{CCINTQ} + 6000$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 2010$ | $I_{CCOQ} + 150$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 1050$ | mA    |
| XCVU11P, XQVU11P | $I_{CCINTQ} + 6549$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 2194$ | $I_{CCOQ} + 164$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 1146$ | mA    |
| XCVU13P          | $I_{CCINTQ} + 8731$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 2925$ | $I_{CCOQ} + 219$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 1528$ | mA    |
| XCVU19P          | $I_{CCINTQ} + 20737$ | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 6947$ | $I_{CCOQ} + 519$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 3629$ | mA    |
| XCVU23P          | $I_{CCINTQ} + 5225$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 1751$ | $I_{CCOQ} + 131$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 915$  | mA    |
| XCVU27P          | $I_{CCINTQ} + 8770$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 2938$ | $I_{CCOQ} + 220$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 1535$ | mA    |
| XCVU29P          | $I_{CCINTQ} + 8770$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 2938$ | $I_{CCOQ} + 220$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 1535$ | mA    |
| XCVU31P          | $I_{CCINTQ} + 2232$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 2500$ | $I_{CCOQ} + 56$  | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 500$  | mA    |
| XCVU33P          | $I_{CCINTQ} + 2232$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 2500$ | $I_{CCOQ} + 56$  | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 500$  | mA    |
| XCVU35P          | $I_{CCINTQ} + 4424$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 3537$ | $I_{CCOQ} + 111$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 882$  | mA    |
| XCVU37P          | $I_{CCINTQ} + 6617$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 4574$ | $I_{CCOQ} + 166$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 1264$ | mA    |
| XCVU45P          | $I_{CCINTQ} + 4424$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 3537$ | $I_{CCOQ} + 111$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 882$  | mA    |
| XCVU47P          | $I_{CCINTQ} + 6617$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 4574$ | $I_{CCOQ} + 166$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 1264$ | mA    |
| XCVU57P          | $I_{CCINTQ} + 6617$  | $I_{CCBRAMQ} + I_{CCINT\_IOQ} + 4574$ | $I_{CCOQ} + 166$ | $I_{CCAUXQ} + I_{CCAUX\_IOQ} + 1264$ | mA    |

**Table 8: Power Supply Ramp Time**

| Symbol             | Description                                    | Min | Max | Units |
|--------------------|------------------------------------------------|-----|-----|-------|
| $T_{VCCINT}$       | Ramp time from GND to 95% of $V_{CCINT}$       | 0.2 | 40  | ms    |
| $T_{VCCINT\_IO}$   | Ramp time from GND to 95% of $V_{CCINT\_IO}$   | 0.2 | 40  | ms    |
| $T_{VCCO}$         | Ramp time from GND to 95% of $V_{CCO}$         | 0.2 | 40  | ms    |
| $T_{VCCAUX}$       | Ramp time from GND to 95% of $V_{CCAUX}$       | 0.2 | 40  | ms    |
| $T_{VCCBRAM}$      | Ramp time from GND to 95% of $V_{CCBRAM}$      | 0.2 | 40  | ms    |
| $T_{VCC\_HBM}$     | Ramp time from GND to 95% of $V_{CC\_HBM}$     | 0.2 | 40  | ms    |
| $T_{VCC\_IO\_HBM}$ | Ramp time from GND to 95% of $V_{CC\_IO\_HBM}$ | 0.2 | 40  | ms    |
| $T_{VCCAUX\_HBM}$  | Ramp time from GND to 95% of $V_{CCAUX\_HBM}$  | 0.2 | 40  | ms    |
| $T_{MGTAVCC}$      | Ramp time from GND to 95% of $V_{MGTAVCC}$     | 0.2 | 40  | ms    |
| $T_{MGTAVTT}$      | Ramp time from GND to 95% of $V_{MGTAVTT}$     | 0.2 | 40  | ms    |
| $T_{MGTVCCAUX}$    | Ramp time from GND to 95% of $V_{MGTVCCAUX}$   | 0.2 | 40  | ms    |

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

# I/O Levels

Table 9: SelectIO DC Input and Output Levels For HD I/O Banks

| I/O Standard <sup>1, 2</sup> | $V_{IL}$ |                   | $V_{IH}$          |                   | $V_{OL}$            | $V_{OH}$            | $I_{OL}$ | $I_{OH}$ |
|------------------------------|----------|-------------------|-------------------|-------------------|---------------------|---------------------|----------|----------|
|                              | V, Min   | V, Max            | V, Min            | V, Max            | V, Max              | V, Min              | mA       | mA       |
| HSTL_I                       | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 8.0      | -8.0     |
| HSTL_I_18                    | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 8.0      | -8.0     |
| HSUL_12                      | -0.300   | $V_{REF} - 0.130$ | $V_{REF} + 0.130$ | $V_{CCO} + 0.300$ | 20% $V_{CCO}$       | 80% $V_{CCO}$       | 0.1      | -0.1     |
| LVC MOS12                    | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 3   | Note 3   |
| LVC MOS15                    | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.450               | $V_{CCO} - 0.450$   | Note 4   | Note 4   |
| LVC MOS18                    | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.450               | $V_{CCO} - 0.450$   | Note 4   | Note 4   |
| LVC MOS25                    | -0.300   | 0.700             | 1.700             | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 4   | Note 4   |
| LVC MOS33                    | -0.300   | 0.800             | 2.000             | 3.400             | 0.400               | $V_{CCO} - 0.400$   | Note 4   | Note 4   |
| LV TTL                       | -0.300   | 0.800             | 2.000             | 3.400             | 0.400               | 2.400               | Note 4   | Note 4   |
| SSTL12                       | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 14.25    | -14.25   |
| SSTL135                      | -0.300   | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 8.9      | -8.9     |
| SSTL135_II                   | -0.300   | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 13.0     | -13.0    |
| SSTL15                       | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 8.9      | -8.9     |
| SSTL15_II                    | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 13.0     | -13.0    |
| SSTL18_I                     | -0.300   | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.470$ | $V_{CCO}/2 + 0.470$ | 8.0      | -8.0     |
| SSTL18_II                    | -0.300   | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.600$ | $V_{CCO}/2 + 0.600$ | 13.4     | -13.4    |

## Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).
3. Supported drive strengths of 4, 8, or 12 mA in HD I/O banks.
4. Supported drive strengths of 4, 8, 12, or 16 mA in HD I/O banks.

Table 10: SelectIO DC Input and Output Levels for HP I/O Banks

| I/O Standard <sup>1, 2, 3</sup> | $V_{IL}$ |                   | $V_{IH}$          |                   | $V_{OL}$            | $V_{OH}$            | $I_{OL}$ | $I_{OH}$ |
|---------------------------------|----------|-------------------|-------------------|-------------------|---------------------|---------------------|----------|----------|
|                                 | V, Min   | V, Max            | V, Min            | V, Max            | V, Max              | V, Min              | mA       | mA       |
| HSTL_I                          | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 5.8      | -5.8     |
| HSTL_I_12                       | -0.300   | $V_{REF} - 0.080$ | $V_{REF} + 0.080$ | $V_{CCO} + 0.300$ | 25% $V_{CCO}$       | 75% $V_{CCO}$       | 4.1      | -4.1     |
| HSTL_I_18                       | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 6.2      | -6.2     |
| HSUL_12                         | -0.300   | $V_{REF} - 0.130$ | $V_{REF} + 0.130$ | $V_{CCO} + 0.300$ | 20% $V_{CCO}$       | 80% $V_{CCO}$       | 0.1      | -0.1     |
| LVC MOS12                       | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 4   | Note 4   |
| LVC MOS15                       | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.450               | $V_{CCO} - 0.450$   | Note 5   | Note 5   |
| LVC MOS18                       | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.450               | $V_{CCO} - 0.450$   | Note 5   | Note 5   |
| LVDCI_15                        | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.450               | $V_{CCO} - 0.450$   | 7.0      | -7.0     |
| LVDCI_18                        | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.450               | $V_{CCO} - 0.450$   | 7.0      | -7.0     |
| SSTL12                          | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 8.0      | -8.0     |
| SSTL135                         | -0.300   | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 9.0      | -9.0     |
| SSTL15                          | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 10.0     | -10.0    |
| SSTL18_I                        | -0.300   | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.470$ | $V_{CCO}/2 + 0.470$ | 7.0      | -7.0     |
| MIPI_DPHY_DCI_LP <sup>6</sup>   | -0.300   | 0.550             | 0.880             | $V_{CCO} + 0.300$ | 0.050               | 1.100               | 0.01     | -0.01    |

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).
3. POD10 and POD12 DC input and output levels are shown in Table 11, Table 16, and Table 17.
4. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, or 12 mA in HP I/O banks.
6. Low-power option for MIPI\_DPHY\_DCI.

Table 11: DC Input Levels for Single-ended POD10 and POD12 I/O Standards

| I/O Standard <sup>1, 2</sup> | $V_{IL}$ |                   | $V_{IH}$          |                   |
|------------------------------|----------|-------------------|-------------------|-------------------|
|                              | V, Min   | V, Max            | V, Min            | V, Max            |
| POD10                        | -0.300   | $V_{REF} - 0.068$ | $V_{REF} + 0.068$ | $V_{CCO} + 0.300$ |
| POD12                        | -0.300   | $V_{REF} - 0.068$ | $V_{REF} + 0.068$ | $V_{CCO} + 0.300$ |

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).

Table 12: Differential SelectIO DC Input and Output Levels

| I/O Standard                  | V <sub>ICM</sub> (V) <sup>1</sup> |       |       | V <sub>ID</sub> (V) <sup>2</sup> |       |       | V <sub>ILHS</sub> <sup>3</sup> | V <sub>IHHS</sub> <sup>3</sup> | V <sub>OCM</sub> (V) <sup>4</sup> |       |       | V <sub>OD</sub> (V) <sup>5</sup> |       |       |
|-------------------------------|-----------------------------------|-------|-------|----------------------------------|-------|-------|--------------------------------|--------------------------------|-----------------------------------|-------|-------|----------------------------------|-------|-------|
|                               | Min                               | Typ   | Max   | Min                              | Typ   | Max   | Min                            | Max                            | Min                               | Typ   | Max   | Min                              | Typ   | Max   |
| SUB_LVDS <sup>8</sup>         | 0.500                             | 0.900 | 1.300 | 0.070                            | –     | –     | –                              | –                              | 0.700                             | 0.900 | 1.100 | 0.100                            | 0.150 | 0.200 |
| LVPECL                        | 0.300                             | 1.200 | 1.425 | 0.100                            | 0.350 | 0.600 | –                              | –                              | –                                 | –     | –     | –                                | –     | –     |
| SLVS_400_18                   | 0.070                             | 0.200 | 0.330 | 0.140                            | –     | 0.450 | –                              | –                              | –                                 | –     | –     | –                                | –     | –     |
| SLVS_400_25                   | 0.070                             | 0.200 | 0.330 | 0.140                            | –     | 0.450 | –                              | –                              | –                                 | –     | –     | –                                | –     | –     |
| MIPI_DPHY_DCI_HS <sup>9</sup> | 0.070                             | –     | 0.330 | 0.070                            | –     | –     | –0.040                         | 0.460                          | 0.150                             | 0.200 | 0.250 | 0.140                            | 0.200 | 0.270 |

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\overline{Q}$ ).
3. V<sub>IHHS</sub> and V<sub>ILHS</sub> are the single-ended input high and low voltages, respectively.
4. V<sub>OCM</sub> is the output common mode voltage.
5. V<sub>OD</sub> is the output differential voltage (Q –  $\overline{Q}$ ).
6. LVDS\_25 is specified in Table 18.
7. LVDS is specified in Table 19.
8. Only the SUB\_LVDS receiver is supported in HD I/O banks.
9. High-speed option for MIPI\_DPHY\_DCI. The V<sub>ID</sub> maximum is aligned with the standard's specification. A higher V<sub>ID</sub> is acceptable as long as the V<sub>IN</sub> specification is also met.

Table 13: Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks

| I/O Standard    | V <sub>ICM</sub> (V) <sup>1</sup> |       |       | V <sub>ID</sub> (V) <sup>2</sup> |     | V <sub>OL</sub> (V) <sup>3</sup> | V <sub>OH</sub> (V) <sup>4</sup> | I <sub>OL</sub> | I <sub>OH</sub> |
|-----------------|-----------------------------------|-------|-------|----------------------------------|-----|----------------------------------|----------------------------------|-----------------|-----------------|
|                 | Min                               | Typ   | Max   | Min                              | Max | Max                              | Min                              | mA              | mA              |
| DIFF_HSTL_I     | 0.300                             | 0.750 | 1.125 | 0.100                            | –   | 0.400                            | V <sub>CCO</sub> – 0.400         | 8.0             | –8.0            |
| DIFF_HSTL_I_18  | 0.300                             | 0.900 | 1.425 | 0.100                            | –   | 0.400                            | V <sub>CCO</sub> – 0.400         | 8.0             | –8.0            |
| DIFF_HSUL_12    | 0.300                             | 0.600 | 0.850 | 0.100                            | –   | 20% V <sub>CCO</sub>             | 80% V <sub>CCO</sub>             | 0.1             | –0.1            |
| DIFF_SSTL12     | 0.300                             | 0.600 | 0.850 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.150    | (V <sub>CCO</sub> /2) + 0.150    | 14.25           | –14.25          |
| DIFF_SSTL135    | 0.300                             | 0.675 | 1.000 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.150    | (V <sub>CCO</sub> /2) + 0.150    | 8.9             | –8.9            |
| DIFF_SSTL135_II | 0.300                             | 0.675 | 1.000 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.150    | (V <sub>CCO</sub> /2) + 0.150    | 13.0            | –13.0           |
| DIFF_SSTL15     | 0.300                             | 0.750 | 1.125 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.175    | (V <sub>CCO</sub> /2) + 0.175    | 8.9             | –8.9            |
| DIFF_SSTL15_II  | 0.300                             | 0.750 | 1.125 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.175    | (V <sub>CCO</sub> /2) + 0.175    | 13.0            | –13.0           |
| DIFF_SSTL18_I   | 0.300                             | 0.900 | 1.425 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.470    | (V <sub>CCO</sub> /2) + 0.470    | 8.0             | –8.0            |
| DIFF_SSTL18_II  | 0.300                             | 0.900 | 1.425 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.600    | (V <sub>CCO</sub> /2) + 0.600    | 13.4            | –13.4           |

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage.
3. V<sub>OL</sub> is the single-ended low-output voltage.
4. V<sub>OH</sub> is the single-ended high-output voltage.



**Table 14: Complementary Differential SelectIO DC Input and Output Levels for HP I/O Banks**

| I/O Standard <sup>1</sup> | V <sub>ICM</sub> (V) <sup>2</sup> |                     |                               | V <sub>ID</sub> (V) <sup>3</sup> |     | V <sub>OL</sub> (V) <sup>4</sup> | V <sub>OH</sub> (V) <sup>5</sup> | I <sub>OL</sub> | I <sub>OH</sub> |
|---------------------------|-----------------------------------|---------------------|-------------------------------|----------------------------------|-----|----------------------------------|----------------------------------|-----------------|-----------------|
|                           | Min                               | Typ                 | Max                           | Min                              | Max | Max                              | Min                              | mA              | mA              |
| DIFF_HSTL_I               | 0.680                             | V <sub>CCO</sub> /2 | (V <sub>CCO</sub> /2) + 0.150 | 0.100                            | –   | 0.400                            | V <sub>CCO</sub> – 0.400         | 5.8             | –5.8            |
| DIFF_HSTL_I_12            | 0.400 × V <sub>CCO</sub>          | V <sub>CCO</sub> /2 | 0.600 × V <sub>CCO</sub>      | 0.100                            | –   | 0.250 × V <sub>CCO</sub>         | 0.750 × V <sub>CCO</sub>         | 4.1             | –4.1            |
| DIFF_HSTL_I_18            | (V <sub>CCO</sub> /2) – 0.175     | V <sub>CCO</sub> /2 | (V <sub>CCO</sub> /2) + 0.175 | 0.100                            | –   | 0.400                            | V <sub>CCO</sub> – 0.400         | 6.2             | –6.2            |
| DIFF_HSUL_12              | (V <sub>CCO</sub> /2) – 0.120     | V <sub>CCO</sub> /2 | (V <sub>CCO</sub> /2) + 0.120 | 0.100                            | –   | 20% V <sub>CCO</sub>             | 80% V <sub>CCO</sub>             | 0.1             | –0.1            |
| DIFF_SSTL12               | (V <sub>CCO</sub> /2) – 0.150     | V <sub>CCO</sub> /2 | (V <sub>CCO</sub> /2) + 0.150 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.150    | (V <sub>CCO</sub> /2) + 0.150    | 8.0             | –8.0            |
| DIFF_SSTL135              | (V <sub>CCO</sub> /2) – 0.150     | V <sub>CCO</sub> /2 | (V <sub>CCO</sub> /2) + 0.150 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.150    | (V <sub>CCO</sub> /2) + 0.150    | 9.0             | –9.0            |
| DIFF_SSTL15               | (V <sub>CCO</sub> /2) – 0.175     | V <sub>CCO</sub> /2 | (V <sub>CCO</sub> /2) + 0.175 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.175    | (V <sub>CCO</sub> /2) + 0.175    | 10.0            | –10.0           |
| DIFF_SSTL18_I             | (V <sub>CCO</sub> /2) – 0.175     | V <sub>CCO</sub> /2 | (V <sub>CCO</sub> /2) + 0.175 | 0.100                            | –   | (V <sub>CCO</sub> /2) – 0.470    | (V <sub>CCO</sub> /2) + 0.470    | 7.0             | –7.0            |

**Notes:**

1. DIFF\_POD10 and DIFF\_POD12 HP I/O bank specifications are shown in [Table 15](#), [Table 16](#), [Table 17](#).
2. V<sub>ICM</sub> is the input common mode voltage.
3. V<sub>ID</sub> is the input differential voltage.
4. V<sub>OL</sub> is the single-ended low-output voltage.
5. V<sub>OH</sub> is the single-ended high-output voltage.

**Table 15: DC Input Levels for Differential POD10 and POD12 I/O Standards**

| I/O Standard <sup>1, 2</sup> | V <sub>ICM</sub> (V) |      |      | V <sub>ID</sub> (V) |     |
|------------------------------|----------------------|------|------|---------------------|-----|
|                              | Min                  | Typ  | Max  | Min                 | Max |
| DIFF_POD10                   | 0.63                 | 0.70 | 0.77 | 0.14                | –   |
| DIFF_POD12                   | 0.76                 | 0.84 | 0.92 | 0.16                | –   |

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

**Table 16: DC Output Levels for Single-ended and Differential POD10 and POD12 Standards**

| Symbol          | Description <sup>1, 2</sup> | V <sub>OUT</sub>                                               | Min | Typ | Max | Units |
|-----------------|-----------------------------|----------------------------------------------------------------|-----|-----|-----|-------|
| R <sub>OL</sub> | Pull-down resistance        | V <sub>OM,DC</sub> (as described in <a href="#">Table 17</a> ) | 36  | 40  | 44  | Ω     |
| R <sub>OH</sub> | Pull-up resistance          | V <sub>OM,DC</sub> (as described in <a href="#">Table 17</a> ) | 36  | 40  | 44  | Ω     |

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

**Table 17: Definitions for DC Output Levels for Single-ended and Differential POD10 and POD12 Standards**

| Symbol             | Description                                              | All Speed Grades       | Units |
|--------------------|----------------------------------------------------------|------------------------|-------|
| V <sub>OM,DC</sub> | DC output Mid measurement level (for IV curve linearity) | 0.8 × V <sub>CCO</sub> | V     |

## LVDS DC Specifications (LVDS\_25)

The LVDS\_25 standard is available in the HD I/O banks. See the *UltraScale Architecture SelectIO Resources User Guide* (UG571) for more information.

Table 18: LVDS\_25 DC Specifications

| Symbol      | DC Parameter                                                                                    | Min   | Typ   | Max              | Units |
|-------------|-------------------------------------------------------------------------------------------------|-------|-------|------------------|-------|
| $V_{CCO}^1$ | Supply voltage                                                                                  | 2.375 | 2.500 | 2.625            | V     |
| $V_{IDIFF}$ | Differential input voltage:<br>(Q - $\bar{Q}$ ), Q = High<br>( $\bar{Q}$ - Q), $\bar{Q}$ = High | 100   | 350   | 600 <sup>2</sup> | mV    |
| $V_{ICM}$   | Input common-mode voltage                                                                       | 0.300 | 1.200 | 1.425            | V     |

**Notes:**

1. LVDS\_25 in HD I/O banks supports inputs only. LVDS\_25 inputs without internal termination have no  $V_{CCO}$  requirements. Any  $V_{CCO}$  can be chosen as long as the input voltage levels do not violate the *Recommended Operating Condition* (Table 2) specification for the  $V_{IN}$  I/O pin voltage.
2. Maximum  $V_{IDIFF}$  value is specified for the maximum  $V_{ICM}$  specification. With a lower  $V_{ICM}$ , a higher  $V_{DIFF}$  is tolerated only when the recommended operating conditions and overshoot/undershoot  $V_{IN}$  specifications are maintained.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks. See the *UltraScale Architecture SelectIO Resources User Guide* (UG571) for more information.

Table 19: LVDS DC Specifications

| Symbol          | DC Parameter                                                                                     | Conditions                                       | Min   | Typ   | Max              | Units |
|-----------------|--------------------------------------------------------------------------------------------------|--------------------------------------------------|-------|-------|------------------|-------|
| $V_{CCO}^1$     | Supply voltage                                                                                   |                                                  | 1.710 | 1.800 | 1.890            | V     |
| $V_{ODIFF}^2$   | Differential output voltage:<br>(Q - $\bar{Q}$ ), Q = High<br>( $\bar{Q}$ - Q), $\bar{Q}$ = High | $R_T = 100\Omega$ across Q and $\bar{Q}$ signals | 247   | 350   | 454              | mV    |
| $V_{OCM}^2$     | Output common-mode voltage                                                                       | $R_T = 100\Omega$ across Q and $\bar{Q}$ signals | 1.000 | 1.250 | 1.425            | V     |
| $V_{IDIFF}^3$   | Differential input voltage:<br>(Q - $\bar{Q}$ ), Q = High<br>( $\bar{Q}$ - Q), $\bar{Q}$ = High  |                                                  | 100   | 350   | 600 <sup>3</sup> | mV    |
| $V_{ICM\_DC}^4$ | Input common-mode voltage (DC coupling)                                                          |                                                  | 0.300 | 1.200 | 1.425            | V     |
| $V_{ICM\_AC}^5$ | Input common-mode voltage (AC coupling)                                                          |                                                  | 0.600 | –     | 1.100            | V     |

**Notes:**

1. In HP I/O banks, when LVDS is used with input-only functionality, it can be placed in a bank where the  $V_{CCO}$  levels are different from the specified level only if internal differential termination is not used. In this scenario,  $V_{CCO}$  must be chosen to ensure the input pin voltage levels do not violate the *Recommended Operating Condition* (Table 2) specification for the  $V_{IN}$  I/O pin voltage.
2.  $V_{OCM}$  and  $V_{ODIFF}$  values are for LVDS\_PRE\_EMPHASIS = FALSE.
3. Maximum  $V_{IDIFF}$  value is specified for the maximum  $V_{ICM}$  specification. With a lower  $V_{ICM}$ , a higher  $V_{DIFF}$  is tolerated only when the recommended operating conditions and overshoot/undershoot  $V_{IN}$  specifications are maintained.
4. Input common mode voltage for DC coupled configurations. EQUALIZATION = EQ\_NONE (Default).
5. External input common mode voltage specification for AC coupled configurations. EQUALIZATION = EQ\_LEVEL0, EQ\_LEVEL1, EQ\_LEVEL2, EQ\_LEVEL3, EQ\_LEVEL4.

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the Vivado® Design Suite as outlined in the following table.

Table 20: Speed Specification Version By Device

| 2021.1 | Device                                                                      |
|--------|-----------------------------------------------------------------------------|
| 1.27   | XCVU3P, XCVU5P, XCVU7P, XCVU9P, XCVU11P, XCVU13P<br>XQVU3P, XQVU7P, XQVU11P |
| 1.29   | XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P                        |
| 1.31   | XCVU19P                                                                     |
| 1.33   | XCVU23P                                                                     |
| 1.32   | XCVU27P, XCVU29P                                                            |
| 1.33   | XCVU57P                                                                     |

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

- **Advance Product Specification:** These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.
- **Preliminary Product Specification:** These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.
- **Product Specification:** These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex UltraScale+ FPGAs.

## Speed Grade Designations

Because individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 21](#) correlates the current status of the Virtex UltraScale+ FPGA on a per speed grade basis.

Table 21: Speed Grade Designations by Device

| Device  | Speed Grade, Temperature Ranges, and V <sub>CCINT</sub> Operating Voltages |             |                                                                                                                                                                                                                                                                                 |
|---------|----------------------------------------------------------------------------|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Advance                                                                    | Preliminary | Production                                                                                                                                                                                                                                                                      |
| XCVU3P  |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V), -2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup> |
| XCVU5P  |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V), -2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup> |
| XCVU7P  |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V), -2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup> |
| XCVU9P  |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V), -2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup> |
| XCVU11P |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V), -2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup> |
| XCVU13P |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V), -2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup> |
| XCVU19P |                                                                            |             | -2E (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V)                                                                                                                                                                                                            |
| XCVU23P |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V), -2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup> |
| XCVU27P |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V), -2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup> |
| XCVU29P |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V), -2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup> |
| XCVU31P |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup>                                                                     |
| XCVU33P |                                                                            |             | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2E (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.85V) <sup>1</sup> , -2LE (V <sub>CCINT</sub> = 0.72V) <sup>1</sup>                                                                     |

Table 21: Speed Grade Designations by Device (cont'd)

| Device  | Speed Grade, Temperature Ranges, and $V_{CCINT}$ Operating Voltages |             |                                                                                                                                                                                    |
|---------|---------------------------------------------------------------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Advance                                                             | Preliminary | Production                                                                                                                                                                         |
| XCVU35P |                                                                     |             | -3E ( $V_{CCINT} = 0.90V$ )<br>-2E ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.85V$ ) <sup>1</sup> , -2LE ( $V_{CCINT} = 0.72V$ ) <sup>1</sup> |
| XCVU37P |                                                                     |             | -3E ( $V_{CCINT} = 0.90V$ )<br>-2E ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.85V$ ) <sup>1</sup> , -2LE ( $V_{CCINT} = 0.72V$ ) <sup>1</sup> |
| XCVU45P |                                                                     |             | -3E ( $V_{CCINT} = 0.90V$ )<br>-2E ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.85V$ ) <sup>1</sup> , -2LE ( $V_{CCINT} = 0.72V$ ) <sup>1</sup> |
| XCVU47P |                                                                     |             | -3E ( $V_{CCINT} = 0.90V$ )<br>-2E ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.85V$ ) <sup>1</sup> , -2LE ( $V_{CCINT} = 0.72V$ ) <sup>1</sup> |
| XCVU57P |                                                                     |             | -3E ( $V_{CCINT} = 0.90V$ )<br>-2E ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.85V$ ) <sup>1</sup> , -2LE ( $V_{CCINT} = 0.72V$ ) <sup>1</sup> |
| XQVU3P  |                                                                     |             | -2I ( $V_{CCINT} = 0.85V$ )<br>-1I ( $V_{CCINT} = 0.85V$ ), -1M ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.85V$ ) <sup>1</sup> , -2LE ( $V_{CCINT} = 0.72V$ ) <sup>1</sup>   |
| XQVU7P  |                                                                     |             | -2I ( $V_{CCINT} = 0.85V$ )<br>-1I ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.85V$ ) <sup>1</sup> , -2LE ( $V_{CCINT} = 0.72V$ ) <sup>1</sup>                                |
| XQVU11P |                                                                     |             | -2I ( $V_{CCINT} = 0.85V$ )<br>-1I ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.85V$ ) <sup>1</sup> , -2LE ( $V_{CCINT} = 0.72V$ ) <sup>1</sup>                                |

**Notes:**

1. The lowest power -2L devices, where  $V_{CCINT} = 0.72V$ , are listed in the Vivado Design Suite as -2LV. Otherwise, the -2L devices, where  $V_{CCINT} = 0.85V$ , are listed in the Vivado Design Suite as -2L.

## Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 22 lists the production released Virtex UltraScale+ FPGA, speed grade, and the minimum corresponding supported speed specification version and Vivado software revisions. The Vivado software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 22: Virtex UltraScale+ FPGA Device Production Software and Speed Specification Release**

| Device  | Speed Grade and V <sub>CCINT</sub> Operating Voltages |                             |    |                             |       |
|---------|-------------------------------------------------------|-----------------------------|----|-----------------------------|-------|
|         | 0.90V                                                 | 0.85V                       |    |                             | 0.72V |
|         | -3                                                    | -2                          | -1 | -2L                         | -2L   |
| XCVU3P  | Vivado tools 2018.1 v1.19                             | Vivado tools 2017.1 v1.10   |    | Vivado tools 2017.3.1 v1.16 |       |
| XCVU5P  | Vivado tools 2018.1 v1.19                             | Vivado tools 2017.2 v1.12   |    | Vivado tools 2017.3.1 v1.16 |       |
| XCVU7P  | Vivado tools 2018.1 v1.19                             | Vivado tools 2017.2 v1.12   |    | Vivado tools 2017.3.1 v1.16 |       |
| XCVU9P  | Vivado tools 2018.1 v1.19                             | Vivado tools 2017.2 v1.12   |    | Vivado tools 2017.3.1 v1.16 |       |
| XCVU11P | Vivado tools 2017.4.1 v1.18                           | Vivado tools 2017.2.1 v1.13 |    | Vivado tools 2017.3.1 v1.16 |       |
| XCVU13P | Vivado tools 2017.4.1 v1.18                           | Vivado tools 2017.2.1 v1.13 |    | Vivado tools 2017.3.1 v1.16 |       |
| XCVU19P | N/A                                                   | Vivado tools 2020.2 v1.30   |    | N/A                         | N/A   |
| XCVU23P | Vivado tools 2020.2.2 v1.32                           | Vivado tools 2020.2.2 v1.32 |    | Vivado tools 2020.2.2 v1.32 |       |
| XCVU27P | Vivado tools 2020.1.1 v1.30                           | Vivado tools 2019.1.3 v1.27 |    | Vivado tools 2019.2 v1.28   |       |
| XCVU29P | Vivado tools 2020.1.1 v1.30                           | Vivado tools 2019.1.3 v1.27 |    | Vivado tools 2019.2 v1.28   |       |
| XCVU31P | Vivado tools 2019.1 v1.25                             | Vivado tools 2018.3.1 v1.24 |    | Vivado tools 2018.3.1 v1.24 |       |
| XCVU33P | Vivado tools 2019.1 v1.25                             | Vivado tools 2018.3.1 v1.24 |    | Vivado tools 2018.3.1 v1.24 |       |
| XCVU35P | Vivado tools 2019.1 v1.25                             | Vivado tools 2018.3.1 v1.24 |    | Vivado tools 2018.3.1 v1.24 |       |
| XCVU37P | Vivado tools 2019.1 v1.25                             | Vivado tools 2018.3.1 v1.24 |    | Vivado tools 2018.3.1 v1.24 |       |
| XCVU45P | Vivado tools 2019.1 v1.25                             | Vivado tools 2019.1 v1.25   |    | Vivado tools 2019.1 v1.25   |       |
| XCVU47P | Vivado tools 2019.1 v1.25                             | Vivado tools 2019.1 v1.25   |    | Vivado tools 2019.1 v1.25   |       |
| XCVU57P | Vivado tools 2021.1 v1.33                             | Vivado tools 2021.1 v1.33   |    | Vivado tools 2021.1 v1.33   |       |
| XQVU3P  | N/A                                                   | Vivado tools 2018.3 v1.23   |    | Vivado tools 2018.3 v1.23   |       |
| XQVU7P  | N/A                                                   | Vivado tools 2018.3.1 v1.23 |    | Vivado tools 2018.3.1 v1.23 |       |
| XQVU11P | N/A                                                   | Vivado tools 2018.3.1 v1.23 |    | Vivado tools 2018.3.1 v1.23 |       |

## FPGA Logic Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in the Virtex UltraScale+ FPGAs. These values are subject to the same guidelines as the [AC Switching Characteristics](#) section.

In each of the following LVDS performance tables, the I/O bank type is either high performance (HP) or high density (HD).

In LVDS component mode:

- For the input/output registers in HP I/O banks, the Vivado tools limit clock frequencies to 312.9 MHz for all speed grades.
- For IDDR in HP I/O banks, Vivado tools limit clock frequencies to 625.0 MHz for all speed grades.
- For ODDR in HP I/O banks, Vivado tools limit clock frequencies to 625.0 MHz for all speed grades.

Table 23: LVDS Component Mode Performance

| Description                                 | I/O Bank Type | Speed Grade and V <sub>CCINT</sub> Operating Voltages |      |       |      |     |      |       |      | Units |
|---------------------------------------------|---------------|-------------------------------------------------------|------|-------|------|-----|------|-------|------|-------|
|                                             |               | 0.90V                                                 |      | 0.85V |      |     |      | 0.72V |      |       |
|                                             |               | -3                                                    |      | -2    |      | -1  |      | -2    |      |       |
|                                             |               | Min                                                   | Max  | Min   | Max  | Min | Max  | Min   | Max  |       |
| LVDS TX DDR (OSERDES 4:1, 8:1)              | HP            | 0                                                     | 1250 | 0     | 1250 | 0   | 1250 | 0     | 1250 | Mb/s  |
| LVDS TX SDR (OSERDES 2:1, 4:1)              | HP            | 0                                                     | 625  | 0     | 625  | 0   | 625  | 0     | 625  | Mb/s  |
| LVDS RX DDR (ISERDES 1:4, 1:8) <sup>1</sup> | HP            | 0                                                     | 1250 | 0     | 1250 | 0   | 1250 | 0     | 1250 | Mb/s  |
| LVDS RX DDR                                 | HD            | 0                                                     | 250  | 0     | 250  | 0   | 250  | 0     | 250  | Mb/s  |
| LVDS RX SDR (ISERDES 1:2, 1:4) <sup>1</sup> | HP            | 0                                                     | 625  | 0     | 625  | 0   | 625  | 0     | 625  | Mb/s  |
| LVDS RX SDR                                 | HD            | 0                                                     | 125  | 0     | 125  | 0   | 125  | 0     | 125  | Mb/s  |

**Notes:**

1. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 24: LVDS Native Mode Performance

| Description <sup>1, 2</sup>            | DATA_WIDTH | I/O Bank Type | Speed Grade and V <sub>CCINT</sub> Operating Voltages |                   |       |                   |       |                   |       |                   | Units |
|----------------------------------------|------------|---------------|-------------------------------------------------------|-------------------|-------|-------------------|-------|-------------------|-------|-------------------|-------|
|                                        |            |               | 0.90V                                                 |                   | 0.85V |                   |       |                   | 0.72V |                   |       |
|                                        |            |               | -3                                                    |                   | -2    |                   | -1    |                   | -2    |                   |       |
|                                        |            |               | Min                                                   | Max               | Min   | Max               | Min   | Max               | Min   | Max               |       |
| LVDS TX DDR (TX_BITSLICE)              | 4          | HP            | 375                                                   | 1600              | 375   | 1600              | 375   | 1600              | 375   | 1400              | Mb/s  |
|                                        | 8          |               | 375                                                   | 1600              | 375   | 1600              | 375   | 1600              | 375   | 1600              | Mb/s  |
| LVDS TX SDR (TX_BITSLICE)              | 4          | HP            | 187.5                                                 | 800               | 187.5 | 800               | 187.5 | 800               | 187.5 | 700               | Mb/s  |
|                                        | 8          |               | 187.5                                                 | 800               | 187.5 | 800               | 187.5 | 800               | 187.5 | 800               | Mb/s  |
| LVDS RX DDR (RX_BITSLICE) <sup>3</sup> | 4          | HP            | 375                                                   | 1600 <sup>4</sup> | 375   | 1600 <sup>4</sup> | 375   | 1600 <sup>4</sup> | 375   | 1400 <sup>4</sup> | Mb/s  |
|                                        | 8          |               | 375                                                   | 1600 <sup>4</sup> | 375   | 1600 <sup>4</sup> | 375   | 1600 <sup>4</sup> | 375   | 1600 <sup>4</sup> | Mb/s  |
| LVDS RX SDR (RX_BITSLICE) <sup>3</sup> | 4          | HP            | 187.5                                                 | 800               | 187.5 | 800               | 187.5 | 800               | 187.5 | 700               | Mb/s  |
|                                        | 8          |               | 187.5                                                 | 800               | 187.5 | 800               | 187.5 | 800               | 187.5 | 800               | Mb/s  |

**Notes:**

1. Native mode is supported through the [High-Speed SelectIO Interface Wizard](#) available with the Vivado Design Suite. The performance values assume a source-synchronous interface.
2. PLL settings can restrict the minimum allowable data rate. For example, when using the PLL with CLKOUTPHY\_MODE = VCO\_HALF the minimum frequency is PLL\_F<sub>VCOMIN</sub>/2.
3. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.
4. Asynchronous receiver performance is limited to 1300 Mb/s for -3/-2 speed grades and to 1250 Mb/s for -1 speed grades.

Table 25: MIPI D-PHY Performance

| Description                        | I/O Bank Type | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       | Units |
|------------------------------------|---------------|-------------------------------------------------------|-------|------|-------|-------|
|                                    |               | 0.90V                                                 | 0.85V |      | 0.72V |       |
|                                    |               | -3                                                    | -2    | -1   | -2    |       |
| MIPI D-PHY transmitter or receiver | HP            | 1500                                                  | 1500  | 1260 | 1260  | Mb/s  |

Table 26: LVDS Native-Mode 1000BASE-X Support

| Description <sup>1</sup> | I/O Bank Type | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |    |       |
|--------------------------|---------------|-------------------------------------------------------|-------|----|-------|
|                          |               | 0.90V                                                 | 0.85V |    | 0.72V |
|                          |               | -3                                                    | -2    | -1 | -2    |
| 1000BASE-X               | HP            | Yes                                                   |       |    |       |

**Notes:**

1. 1000BASE-X support is based on the *IEEE Standard for CSMA/CD Access Method and Physical Layer Specifications* (IEEE Std 802.3-2008).

The following table provides the maximum data rates for applicable memory standards using the Virtex UltraScale+ FPGA memory PHY. Refer to [Memory Interfaces](#) for the complete list of memory interface standards supported and detailed specifications. The final performance of the memory interface is determined through a complete design implemented in the Vivado Design Suite, following guidelines in the *UltraScale Architecture PCB Design User Guide* ([UG583](#)), electrical analysis, and characterization of the system.

Table 27: Maximum Physical Interface (PHY) Rate for Memory Interfaces

| Memory Standard | DRAM Type                          | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       | Units |
|-----------------|------------------------------------|-------------------------------------------------------|-------|------|-------|-------|
|                 |                                    | 0.90V                                                 | 0.85V |      | 0.72V |       |
|                 |                                    | -3                                                    | -2    | -1   | -2    |       |
| DDR4            | Single rank component              | 2666                                                  | 2666  | 2400 | 2400  | Mb/s  |
|                 | 1 rank DIMM <sup>1, 2, 3</sup>     | 2400                                                  | 2400  | 2133 | 2133  | Mb/s  |
|                 | 2 rank DIMM <sup>1, 4</sup>        | 2133                                                  | 2133  | 1866 | 1866  | Mb/s  |
|                 | 4 rank DIMM <sup>1, 5</sup>        | 1600                                                  | 1600  | 1333 | 1333  | Mb/s  |
| DDR3            | Single rank component              | 2133                                                  | 2133  | 2133 | 2133  | Mb/s  |
|                 | 1 rank DIMM <sup>1, 2</sup>        | 1866                                                  | 1866  | 1866 | 1866  | Mb/s  |
|                 | 2 rank DIMM <sup>1, 4</sup>        | 1600                                                  | 1600  | 1600 | 1600  | Mb/s  |
|                 | 4 rank DIMM <sup>1, 5</sup>        | 1066                                                  | 1066  | 1066 | 1066  | Mb/s  |
| DDR3L           | Single rank component              | 1866                                                  | 1866  | 1866 | 1866  | Mb/s  |
|                 | 1 rank DIMM <sup>1, 2</sup>        | 1600                                                  | 1600  | 1600 | 1600  | Mb/s  |
|                 | 2 rank DIMM <sup>1, 4</sup>        | 1333                                                  | 1333  | 1333 | 1333  | Mb/s  |
|                 | 4 rank DIMM <sup>1, 5</sup>        | 800                                                   | 800   | 800  | 800   | Mb/s  |
| QDR II+         | Single rank component <sup>6</sup> | 633                                                   | 633   | 600  | 600   | MHz   |
| RLDRAM 3        | Single rank component              | 1200                                                  | 1200  | 1066 | 1066  | MHz   |
| QDR IV XP       | Single rank component              | 1066                                                  | 1066  | 1066 | 933   | MHz   |



Table 27: Maximum Physical Interface (PHY) Rate for Memory Interfaces (cont'd)

| Memory Standard | DRAM Type             | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       | Units |
|-----------------|-----------------------|-------------------------------------------------------|-------|------|-------|-------|
|                 |                       | 0.90V                                                 | 0.85V |      | 0.72V |       |
|                 |                       | -3                                                    | -2    | -1   | -2    |       |
| LPDDR3          | Single rank component | 1600                                                  | 1600  | 1600 | 1600  | Mb/s  |

**Notes:**

1. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, UDIMM, and LRDIMM.
2. Includes: 1 rank 1 slot, DDP 2 rank, LRDIMM 2 or 4 rank 1 slot.
3. For the DDR4 DDP components at -3 and -2 (V<sub>CCINT</sub> = 0.85V) speed grades, the maximum data rate is 2133 Mb/s for six or more DDP devices. For five or less DDP devices, use the single rank DIMM data rates for the -3 and -2 (V<sub>CCINT</sub> = 0.85V) speed grades.
4. Includes: 2 rank 1 slot, 1 rank 2 slot, LRDIMM 2 rank 2 slot.
5. Includes: 2 rank 2 slot, 4 rank 1 slot.
6. The QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations.

## FPGA Logic Switching Characteristics

The following IOB high-density (HD) and IOB high-performance (HP) tables summarize the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- T<sub>INBUF\_DELAY\_PAD\_I</sub> is the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T<sub>OUTBUF\_DELAY\_O\_PAD</sub> is the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T<sub>OUTBUF\_DELAY\_TD\_PAD</sub> is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than T<sub>OUTBUF\_DELAY\_TD\_PAD</sub> when the DCITERMDISABLE pin is used. In HD I/O banks, the on-die termination turn-on time is always faster than T<sub>OUTBUF\_DELAY\_TD\_PAD</sub> when the INTERMDISABLE pin is used.

## IOB High Density (HD) Switching Characteristics

Table 28: IOB High Density (HD) Switching Characteristics

| I/O Standards    | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       | Units |
|------------------|--------------------------------|-------|-------|-------|---------------------------------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|
|                  | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V                           | 0.72V | 0.90V | 0.85V | 0.72V                            | 0.90V | 0.85V | 0.72V |       |
|                  | -3                             | -2    | -1    | -2    | -3                              | -2    | -1    | -2    | -3                               | -2    | -1    | -2    |       |
| DIFF_HSTL_I_18_F | 0.873                          | 0.978 | 1.058 | 0.978 | 1.510                           | 1.574 | 1.718 | 1.966 | 1.160                            | 1.160 | 1.271 | 1.515 | ns    |
| DIFF_HSTL_I_18_S | 0.873                          | 0.978 | 1.058 | 0.978 | 1.742                           | 1.805 | 1.950 | 2.197 | 1.748                            | 1.748 | 1.867 | 2.103 | ns    |
| DIFF_HSTL_I_F    | 0.873                          | 0.978 | 1.058 | 0.978 | 1.563                           | 1.611 | 1.762 | 2.003 | 1.313                            | 1.313 | 1.417 | 1.668 | ns    |
| DIFF_HSTL_I_S    | 0.873                          | 0.978 | 1.058 | 0.978 | 1.696                           | 1.798 | 1.913 | 2.190 | 1.630                            | 1.630 | 1.780 | 1.985 | ns    |
| DIFF_HSUL_12_F   | 0.796                          | 0.911 | 0.977 | 0.911 | 1.493                           | 1.573 | 1.703 | 1.965 | 1.222                            | 1.222 | 1.335 | 1.577 | ns    |
| DIFF_HSUL_12_S   | 0.796                          | 0.911 | 0.977 | 0.911 | 1.653                           | 1.711 | 1.864 | 2.103 | 1.536                            | 1.536 | 1.665 | 1.891 | ns    |
| DIFF_SSTL12_F    | 0.796                          | 0.906 | 0.977 | 0.906 | 1.577                           | 1.643 | 1.792 | 2.035 | 1.285                            | 1.285 | 1.423 | 1.640 | ns    |
| DIFF_SSTL12_S    | 0.796                          | 0.906 | 0.977 | 0.906 | 1.726                           | 1.784 | 1.948 | 2.176 | 1.567                            | 1.567 | 1.706 | 1.922 | ns    |
| DIFF_SSTL135_F   | 0.807                          | 0.927 | 0.995 | 0.927 | 1.558                           | 1.625 | 1.765 | 2.017 | 1.341                            | 1.341 | 1.458 | 1.696 | ns    |

Table 28: IOB High Density (HD) Switching Characteristics (cont'd)

| I/O Standards     | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       | Units |
|-------------------|--------------------------------|-------|-------|-------|---------------------------------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|
|                   | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V                           | 0.72V | 0.90V | 0.85V | 0.72V                            | 0.90V | 0.85V | 0.72V |       |
|                   | -3                             | -2    | -1    | -2    | -3                              | -2    | -1    | -2    | -3                               | -2    | -1    | -2    |       |
| DIFF_SSTL135_II_F | 0.807                          | 0.927 | 0.995 | 0.927 | 1.560                           | 1.623 | 1.770 | 2.015 | 1.325                            | 1.325 | 1.470 | 1.680 | ns    |
| DIFF_SSTL135_II_S | 0.807                          | 0.927 | 0.995 | 0.927 | 1.694                           | 1.768 | 1.916 | 2.160 | 1.722                            | 1.722 | 1.911 | 2.077 | ns    |
| DIFF_SSTL135_S    | 0.807                          | 0.927 | 0.995 | 0.927 | 1.796                           | 1.869 | 2.025 | 2.261 | 1.814                            | 1.814 | 1.976 | 2.169 | ns    |
| DIFF_SSTL15_F     | 0.840                          | 0.928 | 1.020 | 0.928 | 1.559                           | 1.628 | 1.771 | 2.020 | 1.374                            | 1.374 | 1.483 | 1.729 | ns    |
| DIFF_SSTL15_II_F  | 0.840                          | 0.928 | 1.020 | 0.928 | 1.574                           | 1.622 | 1.778 | 2.014 | 1.356                            | 1.356 | 1.442 | 1.711 | ns    |
| DIFF_SSTL15_II_S  | 0.840                          | 0.928 | 1.020 | 0.928 | 1.769                           | 1.821 | 1.987 | 2.213 | 1.895                            | 1.895 | 2.047 | 2.250 | ns    |
| DIFF_SSTL15_S     | 0.840                          | 0.928 | 1.020 | 0.928 | 1.752                           | 1.824 | 1.977 | 2.216 | 1.743                            | 1.743 | 1.907 | 2.098 | ns    |
| DIFF_SSTL18_II_F  | 0.873                          | 0.961 | 1.038 | 0.961 | 1.672                           | 1.729 | 1.880 | 2.121 | 1.377                            | 1.377 | 1.492 | 1.732 | ns    |
| DIFF_SSTL18_II_S  | 0.873                          | 0.961 | 1.038 | 0.961 | 1.748                           | 1.796 | 1.965 | 2.188 | 1.616                            | 1.616 | 1.800 | 1.971 | ns    |
| DIFF_SSTL18_I_F   | 0.873                          | 0.961 | 1.038 | 0.961 | 1.539                           | 1.609 | 1.755 | 2.001 | 1.220                            | 1.220 | 1.313 | 1.575 | ns    |
| DIFF_SSTL18_I_S   | 0.873                          | 0.961 | 1.038 | 0.961 | 1.728                           | 1.786 | 1.942 | 2.178 | 1.677                            | 1.677 | 1.836 | 2.032 | ns    |
| HSTL_I_18_F       | 0.854                          | 0.947 | 1.021 | 0.947 | 1.510                           | 1.574 | 1.718 | 1.966 | 1.160                            | 1.160 | 1.271 | 1.515 | ns    |
| HSTL_I_18_S       | 0.854                          | 0.947 | 1.021 | 0.947 | 1.742                           | 1.805 | 1.950 | 2.197 | 1.748                            | 1.748 | 1.867 | 2.103 | ns    |
| HSTL_I_F          | 0.748                          | 0.856 | 0.900 | 0.856 | 1.563                           | 1.611 | 1.762 | 2.003 | 1.313                            | 1.313 | 1.417 | 1.668 | ns    |
| HSTL_I_S          | 0.748                          | 0.856 | 0.900 | 0.856 | 1.696                           | 1.798 | 1.913 | 2.190 | 1.630                            | 1.630 | 1.780 | 1.985 | ns    |
| HSUL_12_F         | 0.712                          | 0.780 | 0.867 | 0.780 | 1.493                           | 1.573 | 1.703 | 1.965 | 1.222                            | 1.222 | 1.335 | 1.577 | ns    |
| HSUL_12_S         | 0.712                          | 0.780 | 0.867 | 0.780 | 1.653                           | 1.711 | 1.864 | 2.103 | 1.536                            | 1.536 | 1.665 | 1.891 | ns    |
| LVC MOS12_F_12    | 0.761                          | 0.918 | 0.976 | 0.918 | 1.652                           | 1.689 | 1.856 | 2.081 | 1.202                            | 1.202 | 1.317 | 1.557 | ns    |
| LVC MOS12_F_4     | 0.761                          | 0.918 | 0.976 | 0.918 | 1.714                           | 1.742 | 1.922 | 2.134 | 1.353                            | 1.353 | 1.478 | 1.708 | ns    |
| LVC MOS12_F_8     | 0.761                          | 0.918 | 0.976 | 0.918 | 1.668                           | 1.714 | 1.879 | 2.106 | 1.292                            | 1.292 | 1.432 | 1.647 | ns    |
| LVC MOS12_S_12    | 0.761                          | 0.918 | 0.976 | 0.918 | 2.019                           | 2.073 | 2.247 | 2.465 | 1.581                            | 1.581 | 1.717 | 1.936 | ns    |
| LVC MOS12_S_4     | 0.761                          | 0.918 | 0.976 | 0.918 | 1.979                           | 1.979 | 2.182 | 2.371 | 1.633                            | 1.633 | 1.772 | 1.988 | ns    |
| LVC MOS12_S_8     | 0.761                          | 0.918 | 0.976 | 0.918 | 2.132                           | 2.205 | 2.406 | 2.597 | 1.767                            | 1.767 | 1.928 | 2.122 | ns    |
| LVC MOS15_F_12    | 0.775                          | 0.905 | 0.958 | 0.905 | 1.691                           | 1.713 | 1.892 | 2.105 | 1.275                            | 1.275 | 1.428 | 1.630 | ns    |
| LVC MOS15_F_16    | 0.775                          | 0.905 | 0.958 | 0.905 | 1.665                           | 1.722 | 1.881 | 2.114 | 1.260                            | 1.260 | 1.407 | 1.615 | ns    |
| LVC MOS15_F_4     | 0.775                          | 0.905 | 0.958 | 0.905 | 1.747                           | 1.825 | 1.959 | 2.217 | 1.453                            | 1.453 | 1.557 | 1.808 | ns    |
| LVC MOS15_F_8     | 0.775                          | 0.905 | 0.958 | 0.905 | 1.721                           | 1.778 | 1.930 | 2.170 | 1.378                            | 1.378 | 1.458 | 1.733 | ns    |
| LVC MOS15_S_12    | 0.775                          | 0.905 | 0.958 | 0.905 | 1.936                           | 1.991 | 2.139 | 2.383 | 1.516                            | 1.516 | 1.648 | 1.871 | ns    |
| LVC MOS15_S_16    | 0.775                          | 0.905 | 0.958 | 0.905 | 2.172                           | 2.172 | 2.389 | 2.564 | 1.707                            | 1.707 | 1.888 | 2.062 | ns    |
| LVC MOS15_S_4     | 0.775                          | 0.905 | 0.958 | 0.905 | 2.274                           | 2.313 | 2.483 | 2.705 | 1.952                            | 1.952 | 2.123 | 2.307 | ns    |
| LVC MOS15_S_8     | 0.775                          | 0.905 | 0.958 | 0.905 | 2.170                           | 2.170 | 2.400 | 2.562 | 1.817                            | 1.817 | 1.984 | 2.172 | ns    |
| LVC MOS18_F_12    | 0.810                          | 0.915 | 0.958 | 0.915 | 1.741                           | 1.805 | 1.962 | 2.197 | 1.383                            | 1.383 | 1.471 | 1.738 | ns    |
| LVC MOS18_F_16    | 0.810                          | 0.915 | 0.958 | 0.915 | 1.698                           | 1.785 | 1.917 | 2.177 | 1.338                            | 1.338 | 1.446 | 1.693 | ns    |
| LVC MOS18_F_4     | 0.810                          | 0.915 | 0.958 | 0.915 | 1.815                           | 1.868 | 2.013 | 2.260 | 1.472                            | 1.472 | 1.599 | 1.827 | ns    |
| LVC MOS18_F_8     | 0.810                          | 0.915 | 0.958 | 0.915 | 1.785                           | 1.797 | 1.979 | 2.189 | 1.384                            | 1.384 | 1.487 | 1.739 | ns    |
| LVC MOS18_S_12    | 0.810                          | 0.915 | 0.958 | 0.915 | 2.163                           | 2.201 | 2.408 | 2.593 | 1.762                            | 1.762 | 1.894 | 2.117 | ns    |
| LVC MOS18_S_16    | 0.810                          | 0.915 | 0.958 | 0.915 | 2.102                           | 2.173 | 2.362 | 2.565 | 1.702                            | 1.702 | 1.834 | 2.057 | ns    |
| LVC MOS18_S_4     | 0.810                          | 0.915 | 0.958 | 0.915 | 2.342                           | 2.346 | 2.567 | 2.738 | 1.951                            | 1.951 | 2.092 | 2.306 | ns    |
| LVC MOS18_S_8     | 0.810                          | 0.915 | 0.958 | 0.915 | 2.275                           | 2.292 | 2.511 | 2.684 | 1.848                            | 1.848 | 2.008 | 2.203 | ns    |

Table 28: IOB High Density (HD) Switching Characteristics (cont'd)

| I/O Standards  | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       | Units |
|----------------|--------------------------------|-------|-------|-------|---------------------------------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|
|                | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V                           | 0.72V | 0.90V | 0.85V | 0.72V                            | 0.90V | 0.85V | 0.72V |       |
|                | -3                             | -2    | -1    | -2    | -3                              | -2    | -1    | -2    | -3                               | -2    | -1    | -2    |       |
| LVC MOS25_F_12 | 0.963                          | 0.988 | 1.042 | 0.988 | 2.153                           | 2.153 | 2.453 | 2.545 | 1.692                            | 1.692 | 1.856 | 2.047 | ns    |
| LVC MOS25_F_16 | 0.963                          | 0.988 | 1.042 | 0.988 | 2.105                           | 2.105 | 2.406 | 2.497 | 1.623                            | 1.623 | 1.786 | 1.978 | ns    |
| LVC MOS25_F_4  | 0.963                          | 0.988 | 1.042 | 0.988 | 2.317                           | 2.344 | 2.554 | 2.736 | 1.842                            | 1.842 | 2.039 | 2.197 | ns    |
| LVC MOS25_F_8  | 0.963                          | 0.988 | 1.042 | 0.988 | 2.184                           | 2.184 | 2.516 | 2.576 | 1.726                            | 1.726 | 1.910 | 2.081 | ns    |
| LVC MOS25_S_12 | 0.963                          | 0.988 | 1.042 | 0.988 | 2.550                           | 2.558 | 2.840 | 2.950 | 1.971                            | 1.971 | 2.194 | 2.326 | ns    |
| LVC MOS25_S_16 | 0.963                          | 0.988 | 1.042 | 0.988 | 2.449                           | 2.449 | 2.740 | 2.841 | 1.852                            | 1.852 | 2.063 | 2.207 | ns    |
| LVC MOS25_S_4  | 0.963                          | 0.988 | 1.042 | 0.988 | 2.770                           | 2.770 | 3.066 | 3.162 | 2.224                            | 2.224 | 2.458 | 2.579 | ns    |
| LVC MOS25_S_8  | 0.963                          | 0.988 | 1.042 | 0.988 | 2.663                           | 2.663 | 2.963 | 3.055 | 2.091                            | 2.091 | 2.373 | 2.446 | ns    |
| LVC MOS33_F_12 | 1.154                          | 1.154 | 1.213 | 1.154 | 2.415                           | 2.415 | 2.651 | 2.807 | 1.754                            | 1.754 | 1.915 | 2.109 | ns    |
| LVC MOS33_F_16 | 1.154                          | 1.154 | 1.213 | 1.154 | 2.381                           | 2.383 | 2.603 | 2.775 | 1.734                            | 1.734 | 1.869 | 2.089 | ns    |
| LVC MOS33_F_4  | 1.154                          | 1.154 | 1.213 | 1.154 | 2.541                           | 2.541 | 2.765 | 2.933 | 1.932                            | 1.932 | 2.135 | 2.287 | ns    |
| LVC MOS33_F_8  | 1.154                          | 1.154 | 1.213 | 1.154 | 2.603                           | 2.603 | 2.822 | 2.995 | 1.937                            | 1.937 | 2.130 | 2.292 | ns    |
| LVC MOS33_S_12 | 1.154                          | 1.154 | 1.213 | 1.154 | 2.705                           | 2.705 | 3.047 | 3.097 | 2.049                            | 2.049 | 2.318 | 2.404 | ns    |
| LVC MOS33_S_16 | 1.154                          | 1.154 | 1.213 | 1.154 | 2.714                           | 2.714 | 3.024 | 3.106 | 2.028                            | 2.028 | 2.232 | 2.383 | ns    |
| LVC MOS33_S_4  | 1.154                          | 1.154 | 1.213 | 1.154 | 2.999                           | 2.999 | 3.340 | 3.391 | 2.320                            | 2.320 | 2.610 | 2.675 | ns    |
| LVC MOS33_S_8  | 1.154                          | 1.154 | 1.213 | 1.154 | 2.929                           | 2.929 | 3.260 | 3.321 | 2.260                            | 2.260 | 2.532 | 2.615 | ns    |
| LVDS_25        | 0.980                          | 1.003 | 1.116 | 1.003 | N/A                             | N/A   | N/A   | N/A   | N/A                              | N/A   | N/A   | N/A   | ns    |
| LVPECL         | 0.980                          | 1.003 | 1.116 | 1.003 | N/A                             | N/A   | N/A   | N/A   | N/A                              | N/A   | N/A   | N/A   | ns    |
| LVTTL_F_12     | 1.164                          | 1.164 | 1.223 | 1.164 | 2.415                           | 2.415 | 2.651 | 2.807 | 1.754                            | 1.754 | 1.915 | 2.109 | ns    |
| LVTTL_F_16     | 1.164                          | 1.164 | 1.223 | 1.164 | 2.464                           | 2.464 | 2.732 | 2.856 | 1.750                            | 1.750 | 1.986 | 2.105 | ns    |
| LVTTL_F_4      | 1.164                          | 1.164 | 1.223 | 1.164 | 2.541                           | 2.541 | 2.765 | 2.933 | 1.932                            | 1.932 | 2.135 | 2.287 | ns    |
| LVTTL_F_8      | 1.164                          | 1.164 | 1.223 | 1.164 | 2.582                           | 2.582 | 2.787 | 2.974 | 1.910                            | 1.910 | 2.063 | 2.265 | ns    |
| LVTTL_S_12     | 1.164                          | 1.164 | 1.223 | 1.164 | 2.731                           | 2.731 | 3.075 | 3.123 | 2.072                            | 2.072 | 2.343 | 2.427 | ns    |
| LVTTL_S_16     | 1.164                          | 1.164 | 1.223 | 1.164 | 2.714                           | 2.714 | 3.024 | 3.106 | 2.028                            | 2.028 | 2.232 | 2.383 | ns    |
| LVTTL_S_4      | 1.164                          | 1.164 | 1.223 | 1.164 | 2.999                           | 2.999 | 3.340 | 3.391 | 2.320                            | 2.320 | 2.610 | 2.675 | ns    |
| LVTTL_S_8      | 1.164                          | 1.164 | 1.223 | 1.164 | 2.929                           | 2.929 | 3.260 | 3.321 | 2.260                            | 2.260 | 2.532 | 2.615 | ns    |
| SLVS_400_25    | 0.998                          | 1.020 | 1.136 | 1.020 | N/A                             | N/A   | N/A   | N/A   | N/A                              | N/A   | N/A   | N/A   | ns    |
| SSTL12_F       | 0.712                          | 0.780 | 0.867 | 0.780 | 1.577                           | 1.643 | 1.792 | 2.035 | 1.285                            | 1.285 | 1.423 | 1.640 | ns    |
| SSTL12_S       | 0.712                          | 0.780 | 0.867 | 0.780 | 1.726                           | 1.784 | 1.948 | 2.176 | 1.567                            | 1.567 | 1.706 | 1.922 | ns    |
| SSTL135_F      | 0.731                          | 0.798 | 0.881 | 0.798 | 1.558                           | 1.625 | 1.765 | 2.017 | 1.341                            | 1.341 | 1.458 | 1.696 | ns    |
| SSTL135_II_F   | 0.731                          | 0.798 | 0.881 | 0.798 | 1.574                           | 1.623 | 1.770 | 2.015 | 1.325                            | 1.325 | 1.470 | 1.680 | ns    |
| SSTL135_II_S   | 0.731                          | 0.798 | 0.881 | 0.798 | 1.694                           | 1.768 | 1.916 | 2.160 | 1.722                            | 1.722 | 1.911 | 2.077 | ns    |
| SSTL135_S      | 0.731                          | 0.798 | 0.881 | 0.798 | 1.796                           | 1.869 | 2.025 | 2.261 | 1.814                            | 1.814 | 1.976 | 2.169 | ns    |
| SSTL15_F       | 0.731                          | 0.838 | 0.880 | 0.838 | 1.544                           | 1.612 | 1.754 | 2.004 | 1.357                            | 1.357 | 1.464 | 1.712 | ns    |
| SSTL15_II_F    | 0.731                          | 0.838 | 0.880 | 0.838 | 1.588                           | 1.622 | 1.778 | 2.014 | 1.356                            | 1.356 | 1.442 | 1.711 | ns    |
| SSTL15_II_S    | 0.731                          | 0.838 | 0.880 | 0.838 | 1.769                           | 1.821 | 1.987 | 2.213 | 1.895                            | 1.895 | 2.047 | 2.250 | ns    |
| SSTL15_S       | 0.731                          | 0.838 | 0.880 | 0.838 | 1.752                           | 1.824 | 1.977 | 2.216 | 1.743                            | 1.743 | 1.907 | 2.098 | ns    |
| SSTL18_II_F    | 0.854                          | 0.947 | 1.021 | 0.947 | 1.699                           | 1.729 | 1.880 | 2.121 | 1.377                            | 1.377 | 1.492 | 1.732 | ns    |
| SSTL18_II_S    | 0.854                          | 0.947 | 1.021 | 0.947 | 1.748                           | 1.796 | 1.965 | 2.188 | 1.616                            | 1.616 | 1.800 | 1.971 | ns    |

Table 28: IOB High Density (HD) Switching Characteristics (cont'd)

| I/O Standards | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       | Units |
|---------------|--------------------------------|-------|-------|-------|---------------------------------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|
|               | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V                           | 0.72V | 0.90V | 0.85V | 0.72V                            | 0.90V | 0.85V | 0.72V |       |
|               | -3                             | -2    | -1    | -2    | -3                              | -2    | -1    | -2    | -3                               | -2    | -1    | -2    |       |
| SSTL18_I_F    | 0.854                          | 0.947 | 1.021 | 0.947 | 1.566                           | 1.609 | 1.755 | 2.001 | 1.220                            | 1.220 | 1.313 | 1.575 | ns    |
| SSTL18_I_S    | 0.854                          | 0.947 | 1.021 | 0.947 | 1.745                           | 1.786 | 1.942 | 2.178 | 1.677                            | 1.677 | 1.836 | 2.032 | ns    |
| SUB_LVDS      | 0.871                          | 1.002 | 1.036 | 1.002 | N/A                             | N/A   | N/A   | N/A   | N/A                              | N/A   | N/A   | N/A   | ns    |

## IOB High Performance (HP) Switching Characteristics

Table 29: IOB High Performance (HP) Switching Characteristics

| I/O Standards        | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       | Units |
|----------------------|--------------------------------|-------|-------|-------|---------------------------------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|
|                      | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V                           | 0.72V | 0.90V | 0.85V | 0.72V                            | 0.90V | 0.85V | 0.72V |       |
|                      | -3                             | -2    | -1    | -2    | -3                              | -2    | -1    | -2    | -3                               | -2    | -1    | -2    |       |
| DIFF_HSTL_I_12_F     | 0.288                          | 0.394 | 0.402 | 0.394 | 0.410                           | 0.423 | 0.443 | 0.423 | 0.514                            | 0.553 | 0.582 | 0.553 | ns    |
| DIFF_HSTL_I_12_M     | 0.288                          | 0.394 | 0.402 | 0.394 | 0.552                           | 0.552 | 0.583 | 0.552 | 0.632                            | 0.641 | 0.679 | 0.641 | ns    |
| DIFF_HSTL_I_12_S     | 0.288                          | 0.394 | 0.402 | 0.394 | 0.752                           | 0.752 | 0.800 | 0.752 | 0.813                            | 0.813 | 0.868 | 0.813 | ns    |
| DIFF_HSTL_I_18_F     | 0.259                          | 0.319 | 0.339 | 0.319 | 0.439                           | 0.456 | 0.474 | 0.456 | 0.549                            | 0.576 | 0.606 | 0.576 | ns    |
| DIFF_HSTL_I_18_M     | 0.259                          | 0.319 | 0.339 | 0.319 | 0.563                           | 0.570 | 0.603 | 0.570 | 0.636                            | 0.653 | 0.692 | 0.653 | ns    |
| DIFF_HSTL_I_18_S     | 0.259                          | 0.319 | 0.339 | 0.319 | 0.782                           | 0.782 | 0.834 | 0.782 | 0.816                            | 0.816 | 0.871 | 0.816 | ns    |
| DIFF_HSTL_I_DCI_12_F | 0.288                          | 0.394 | 0.402 | 0.394 | 0.393                           | 0.406 | 0.429 | 0.406 | 0.502                            | 0.534 | 0.564 | 0.534 | ns    |
| DIFF_HSTL_I_DCI_12_M | 0.288                          | 0.394 | 0.402 | 0.394 | 0.546                           | 0.557 | 0.587 | 0.557 | 0.636                            | 0.653 | 0.694 | 0.653 | ns    |
| DIFF_HSTL_I_DCI_12_S | 0.288                          | 0.394 | 0.402 | 0.394 | 0.755                           | 0.755 | 0.806 | 0.755 | 0.842                            | 0.842 | 0.907 | 0.842 | ns    |
| DIFF_HSTL_I_DCI_18_F | 0.259                          | 0.323 | 0.339 | 0.323 | 0.422                           | 0.445 | 0.461 | 0.445 | 0.509                            | 0.566 | 0.595 | 0.566 | ns    |
| DIFF_HSTL_I_DCI_18_M | 0.259                          | 0.323 | 0.339 | 0.323 | 0.546                           | 0.555 | 0.586 | 0.555 | 0.626                            | 0.643 | 0.684 | 0.643 | ns    |
| DIFF_HSTL_I_DCI_18_S | 0.259                          | 0.323 | 0.339 | 0.323 | 0.762                           | 0.762 | 0.818 | 0.762 | 0.836                            | 0.836 | 0.900 | 0.836 | ns    |
| DIFF_HSTL_I_DCI_F    | 0.335                          | 0.397 | 0.417 | 0.397 | 0.407                           | 0.431 | 0.445 | 0.431 | 0.517                            | 0.555 | 0.575 | 0.555 | ns    |
| DIFF_HSTL_I_DCI_M    | 0.335                          | 0.397 | 0.417 | 0.397 | 0.549                           | 0.553 | 0.583 | 0.553 | 0.634                            | 0.644 | 0.684 | 0.644 | ns    |
| DIFF_HSTL_I_DCI_S    | 0.335                          | 0.397 | 0.417 | 0.397 | 0.767                           | 0.767 | 0.823 | 0.767 | 0.848                            | 0.848 | 0.912 | 0.848 | ns    |
| DIFF_HSTL_I_F        | 0.304                          | 0.404 | 0.417 | 0.404 | 0.409                           | 0.423 | 0.443 | 0.423 | 0.514                            | 0.549 | 0.581 | 0.549 | ns    |
| DIFF_HSTL_I_M        | 0.304                          | 0.404 | 0.417 | 0.404 | 0.549                           | 0.555 | 0.586 | 0.555 | 0.624                            | 0.640 | 0.677 | 0.640 | ns    |
| DIFF_HSTL_I_S        | 0.304                          | 0.404 | 0.417 | 0.404 | 0.767                           | 0.767 | 0.818 | 0.767 | 0.811                            | 0.811 | 0.866 | 0.811 | ns    |
| DIFF_HSUL_12_DCI_F   | 0.320                          | 0.381 | 0.400 | 0.381 | 0.411                           | 0.425 | 0.443 | 0.425 | 0.520                            | 0.558 | 0.586 | 0.558 | ns    |
| DIFF_HSUL_12_DCI_M   | 0.320                          | 0.381 | 0.400 | 0.381 | 0.546                           | 0.557 | 0.587 | 0.557 | 0.636                            | 0.653 | 0.694 | 0.653 | ns    |
| DIFF_HSUL_12_DCI_S   | 0.320                          | 0.381 | 0.400 | 0.381 | 0.737                           | 0.737 | 0.787 | 0.737 | 0.822                            | 0.822 | 0.885 | 0.822 | ns    |
| DIFF_HSUL_12_F       | 0.322                          | 0.394 | 0.402 | 0.394 | 0.394                           | 0.412 | 0.430 | 0.412 | 0.494                            | 0.538 | 0.566 | 0.538 | ns    |
| DIFF_HSUL_12_M       | 0.322                          | 0.394 | 0.402 | 0.394 | 0.552                           | 0.552 | 0.583 | 0.552 | 0.632                            | 0.641 | 0.679 | 0.641 | ns    |
| DIFF_HSUL_12_S       | 0.322                          | 0.394 | 0.402 | 0.394 | 0.752                           | 0.752 | 0.800 | 0.752 | 0.813                            | 0.813 | 0.868 | 0.813 | ns    |
| DIFF_POD10_DCI_F     | 0.289                          | 0.411 | 0.430 | 0.411 | 0.407                           | 0.425 | 0.444 | 0.425 | 0.512                            | 0.555 | 0.584 | 0.555 | ns    |
| DIFF_POD10_DCI_M     | 0.289                          | 0.411 | 0.430 | 0.411 | 0.533                           | 0.542 | 0.571 | 0.542 | 0.618                            | 0.640 | 0.681 | 0.640 | ns    |
| DIFF_POD10_DCI_S     | 0.289                          | 0.411 | 0.430 | 0.411 | 0.754                           | 0.754 | 0.815 | 0.754 | 0.850                            | 0.850 | 0.917 | 0.850 | ns    |
| DIFF_POD10_F         | 0.288                          | 0.411 | 0.433 | 0.411 | 0.425                           | 0.438 | 0.459 | 0.438 | 0.531                            | 0.569 | 0.601 | 0.569 | ns    |

Table 29: IOB High Performance (HP) Switching Characteristics (cont'd)

| I/O Standards       | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       | Units |
|---------------------|--------------------------------|-------|-------|-------|---------------------------------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|
|                     | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V                           | 0.72V | 0.90V | 0.85V | 0.72V                            | 0.90V | 0.85V | 0.72V |       |
|                     | -3                             | -2    | -1    | -2    | -3                              | -2    | -1    | -2    | -3                               | -2    | -1    | -2    |       |
| DIFF_POD10_M        | 0.288                          | 0.411 | 0.433 | 0.411 | 0.519                           | 0.538 | 0.568 | 0.538 | 0.589                            | 0.630 | 0.667 | 0.630 | ns    |
| DIFF_POD10_S        | 0.288                          | 0.411 | 0.433 | 0.411 | 0.752                           | 0.766 | 0.821 | 0.766 | 0.821                            | 0.836 | 0.894 | 0.836 | ns    |
| DIFF_POD12_DCI_F    | 0.320                          | 0.407 | 0.432 | 0.407 | 0.411                           | 0.425 | 0.443 | 0.425 | 0.519                            | 0.558 | 0.586 | 0.558 | ns    |
| DIFF_POD12_DCI_M    | 0.320                          | 0.407 | 0.432 | 0.407 | 0.516                           | 0.543 | 0.572 | 0.543 | 0.602                            | 0.638 | 0.678 | 0.638 | ns    |
| DIFF_POD12_DCI_S    | 0.320                          | 0.407 | 0.432 | 0.407 | 0.740                           | 0.772 | 0.822 | 0.772 | 0.833                            | 0.862 | 0.929 | 0.862 | ns    |
| DIFF_POD12_F        | 0.305                          | 0.409 | 0.430 | 0.409 | 0.438                           | 0.455 | 0.476 | 0.455 | 0.549                            | 0.595 | 0.626 | 0.595 | ns    |
| DIFF_POD12_M        | 0.305                          | 0.409 | 0.430 | 0.409 | 0.551                           | 0.551 | 0.582 | 0.551 | 0.632                            | 0.641 | 0.679 | 0.641 | ns    |
| DIFF_POD12_S        | 0.305                          | 0.409 | 0.430 | 0.409 | 0.749                           | 0.767 | 0.817 | 0.767 | 0.818                            | 0.832 | 0.889 | 0.832 | ns    |
| DIFF_SSTL12_DCI_F   | 0.303                          | 0.381 | 0.400 | 0.381 | 0.411                           | 0.425 | 0.443 | 0.425 | 0.520                            | 0.558 | 0.586 | 0.558 | ns    |
| DIFF_SSTL12_DCI_M   | 0.303                          | 0.381 | 0.400 | 0.381 | 0.549                           | 0.557 | 0.587 | 0.557 | 0.643                            | 0.654 | 0.694 | 0.654 | ns    |
| DIFF_SSTL12_DCI_S   | 0.303                          | 0.381 | 0.400 | 0.381 | 0.754                           | 0.754 | 0.803 | 0.754 | 0.842                            | 0.842 | 0.908 | 0.842 | ns    |
| DIFF_SSTL12_F       | 0.288                          | 0.394 | 0.402 | 0.394 | 0.394                           | 0.412 | 0.430 | 0.412 | 0.494                            | 0.538 | 0.566 | 0.538 | ns    |
| DIFF_SSTL12_M       | 0.288                          | 0.394 | 0.402 | 0.394 | 0.550                           | 0.553 | 0.584 | 0.553 | 0.630                            | 0.641 | 0.676 | 0.641 | ns    |
| DIFF_SSTL12_S       | 0.288                          | 0.394 | 0.402 | 0.394 | 0.758                           | 0.758 | 0.808 | 0.758 | 0.823                            | 0.823 | 0.879 | 0.823 | ns    |
| DIFF_SSTL135_DCI_F  | 0.303                          | 0.371 | 0.402 | 0.371 | 0.392                           | 0.411 | 0.428 | 0.411 | 0.494                            | 0.537 | 0.565 | 0.537 | ns    |
| DIFF_SSTL135_DCI_M  | 0.303                          | 0.371 | 0.402 | 0.371 | 0.551                           | 0.551 | 0.582 | 0.551 | 0.643                            | 0.645 | 0.685 | 0.645 | ns    |
| DIFF_SSTL135_DCI_S  | 0.303                          | 0.371 | 0.402 | 0.371 | 0.746                           | 0.746 | 0.799 | 0.746 | 0.829                            | 0.829 | 0.893 | 0.829 | ns    |
| DIFF_SSTL135_F      | 0.289                          | 0.375 | 0.402 | 0.375 | 0.393                           | 0.408 | 0.428 | 0.408 | 0.491                            | 0.528 | 0.561 | 0.528 | ns    |
| DIFF_SSTL135_M      | 0.289                          | 0.375 | 0.402 | 0.375 | 0.548                           | 0.555 | 0.585 | 0.555 | 0.621                            | 0.641 | 0.679 | 0.641 | ns    |
| DIFF_SSTL135_S      | 0.289                          | 0.375 | 0.402 | 0.375 | 0.772                           | 0.772 | 0.823 | 0.772 | 0.827                            | 0.827 | 0.878 | 0.827 | ns    |
| DIFF_SSTL15_DCI_F   | 0.335                          | 0.397 | 0.417 | 0.397 | 0.394                           | 0.412 | 0.429 | 0.412 | 0.497                            | 0.531 | 0.563 | 0.531 | ns    |
| DIFF_SSTL15_DCI_M   | 0.335                          | 0.397 | 0.417 | 0.397 | 0.549                           | 0.553 | 0.583 | 0.553 | 0.632                            | 0.645 | 0.685 | 0.645 | ns    |
| DIFF_SSTL15_DCI_S   | 0.335                          | 0.397 | 0.417 | 0.397 | 0.768                           | 0.768 | 0.822 | 0.768 | 0.847                            | 0.847 | 0.912 | 0.847 | ns    |
| DIFF_SSTL15_F       | 0.304                          | 0.404 | 0.417 | 0.404 | 0.409                           | 0.424 | 0.445 | 0.424 | 0.513                            | 0.551 | 0.577 | 0.551 | ns    |
| DIFF_SSTL15_M       | 0.304                          | 0.404 | 0.417 | 0.404 | 0.547                           | 0.554 | 0.585 | 0.554 | 0.624                            | 0.639 | 0.677 | 0.639 | ns    |
| DIFF_SSTL15_S       | 0.304                          | 0.404 | 0.417 | 0.404 | 0.767                           | 0.767 | 0.817 | 0.767 | 0.813                            | 0.813 | 0.867 | 0.813 | ns    |
| DIFF_SSTL18_I_DCI_F | 0.256                          | 0.320 | 0.336 | 0.320 | 0.422                           | 0.445 | 0.461 | 0.445 | 0.540                            | 0.566 | 0.595 | 0.566 | ns    |
| DIFF_SSTL18_I_DCI_M | 0.256                          | 0.320 | 0.336 | 0.320 | 0.552                           | 0.554 | 0.585 | 0.554 | 0.629                            | 0.644 | 0.683 | 0.644 | ns    |
| DIFF_SSTL18_I_DCI_S | 0.256                          | 0.320 | 0.336 | 0.320 | 0.762                           | 0.762 | 0.818 | 0.762 | 0.837                            | 0.837 | 0.899 | 0.837 | ns    |
| DIFF_SSTL18_I_F     | 0.256                          | 0.316 | 0.336 | 0.316 | 0.439                           | 0.454 | 0.476 | 0.454 | 0.549                            | 0.578 | 0.608 | 0.578 | ns    |
| DIFF_SSTL18_I_M     | 0.256                          | 0.316 | 0.336 | 0.316 | 0.567                           | 0.571 | 0.603 | 0.571 | 0.535                            | 0.652 | 0.692 | 0.652 | ns    |
| DIFF_SSTL18_I_S     | 0.256                          | 0.316 | 0.336 | 0.316 | 0.782                           | 0.782 | 0.835 | 0.782 | 0.816                            | 0.816 | 0.870 | 0.816 | ns    |
| HSLVDCI_15_F        | 0.336                          | 0.393 | 0.415 | 0.393 | 0.407                           | 0.425 | 0.443 | 0.425 | 0.513                            | 0.548 | 0.579 | 0.548 | ns    |
| HSLVDCI_15_M        | 0.336                          | 0.393 | 0.415 | 0.393 | 0.548                           | 0.552 | 0.581 | 0.552 | 0.635                            | 0.644 | 0.684 | 0.644 | ns    |
| HSLVDCI_15_S        | 0.336                          | 0.393 | 0.415 | 0.393 | 0.748                           | 0.748 | 0.802 | 0.748 | 0.827                            | 0.827 | 0.890 | 0.827 | ns    |
| HSLVDCI_18_F        | 0.367                          | 0.424 | 0.447 | 0.424 | 0.424                           | 0.445 | 0.461 | 0.445 | 0.541                            | 0.566 | 0.595 | 0.566 | ns    |
| HSLVDCI_18_M        | 0.367                          | 0.424 | 0.447 | 0.424 | 0.563                           | 0.567 | 0.598 | 0.567 | 0.647                            | 0.658 | 0.699 | 0.658 | ns    |
| HSLVDCI_18_S        | 0.367                          | 0.424 | 0.447 | 0.424 | 0.761                           | 0.761 | 0.817 | 0.761 | 0.836                            | 0.836 | 0.900 | 0.836 | ns    |
| HSTL_I_12_F         | 0.322                          | 0.378 | 0.399 | 0.378 | 0.410                           | 0.423 | 0.443 | 0.423 | 0.514                            | 0.553 | 0.582 | 0.553 | ns    |

Table 29: IOB High Performance (HP) Switching Characteristics (cont'd)

| I/O Standards   | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       | Units |
|-----------------|--------------------------------|-------|-------|-------|---------------------------------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|
|                 | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V                           | 0.72V | 0.90V | 0.85V | 0.72V                            | 0.90V | 0.85V | 0.72V |       |
|                 | -3                             | -2    | -1    | -2    | -3                              | -2    | -1    | -2    | -3                               | -2    | -1    | -2    |       |
| HSTL_I_12_M     | 0.322                          | 0.378 | 0.399 | 0.378 | 0.551                           | 0.551 | 0.582 | 0.551 | 0.632                            | 0.642 | 0.679 | 0.642 | ns    |
| HSTL_I_12_S     | 0.322                          | 0.378 | 0.399 | 0.378 | 0.750                           | 0.750 | 0.799 | 0.750 | 0.813                            | 0.813 | 0.868 | 0.813 | ns    |
| HSTL_I_18_F     | 0.258                          | 0.322 | 0.339 | 0.322 | 0.439                           | 0.456 | 0.474 | 0.456 | 0.549                            | 0.576 | 0.606 | 0.576 | ns    |
| HSTL_I_18_M     | 0.258                          | 0.322 | 0.339 | 0.322 | 0.562                           | 0.569 | 0.602 | 0.569 | 0.637                            | 0.653 | 0.692 | 0.653 | ns    |
| HSTL_I_18_S     | 0.258                          | 0.322 | 0.339 | 0.322 | 0.781                           | 0.781 | 0.833 | 0.781 | 0.816                            | 0.816 | 0.871 | 0.816 | ns    |
| HSTL_I_DCI_12_F | 0.322                          | 0.378 | 0.399 | 0.378 | 0.393                           | 0.406 | 0.429 | 0.406 | 0.502                            | 0.534 | 0.564 | 0.534 | ns    |
| HSTL_I_DCI_12_M | 0.322                          | 0.378 | 0.399 | 0.378 | 0.551                           | 0.556 | 0.586 | 0.556 | 0.644                            | 0.654 | 0.694 | 0.654 | ns    |
| HSTL_I_DCI_12_S | 0.322                          | 0.378 | 0.399 | 0.378 | 0.754                           | 0.754 | 0.803 | 0.754 | 0.842                            | 0.842 | 0.907 | 0.842 | ns    |
| HSTL_I_DCI_18_F | 0.258                          | 0.321 | 0.339 | 0.321 | 0.422                           | 0.445 | 0.461 | 0.445 | 0.509                            | 0.566 | 0.595 | 0.566 | ns    |
| HSTL_I_DCI_18_M | 0.258                          | 0.321 | 0.339 | 0.321 | 0.551                           | 0.554 | 0.585 | 0.554 | 0.634                            | 0.643 | 0.684 | 0.643 | ns    |
| HSTL_I_DCI_18_S | 0.258                          | 0.321 | 0.339 | 0.321 | 0.761                           | 0.761 | 0.817 | 0.761 | 0.836                            | 0.836 | 0.900 | 0.836 | ns    |
| HSTL_I_DCI_F    | 0.288                          | 0.393 | 0.415 | 0.393 | 0.407                           | 0.431 | 0.445 | 0.431 | 0.517                            | 0.555 | 0.575 | 0.555 | ns    |
| HSTL_I_DCI_M    | 0.288                          | 0.393 | 0.415 | 0.393 | 0.548                           | 0.552 | 0.581 | 0.552 | 0.635                            | 0.644 | 0.684 | 0.644 | ns    |
| HSTL_I_DCI_S    | 0.288                          | 0.393 | 0.415 | 0.393 | 0.766                           | 0.766 | 0.821 | 0.766 | 0.847                            | 0.847 | 0.912 | 0.847 | ns    |
| HSTL_I_F        | 0.322                          | 0.378 | 0.399 | 0.378 | 0.409                           | 0.423 | 0.443 | 0.423 | 0.514                            | 0.549 | 0.581 | 0.549 | ns    |
| HSTL_I_M        | 0.322                          | 0.378 | 0.399 | 0.378 | 0.548                           | 0.554 | 0.585 | 0.554 | 0.624                            | 0.640 | 0.677 | 0.640 | ns    |
| HSTL_I_S        | 0.322                          | 0.378 | 0.399 | 0.378 | 0.766                           | 0.766 | 0.816 | 0.766 | 0.811                            | 0.811 | 0.866 | 0.811 | ns    |
| HSUL_12_DCI_F   | 0.319                          | 0.378 | 0.399 | 0.378 | 0.411                           | 0.425 | 0.443 | 0.425 | 0.520                            | 0.558 | 0.586 | 0.558 | ns    |
| HSUL_12_DCI_M   | 0.319                          | 0.378 | 0.399 | 0.378 | 0.551                           | 0.556 | 0.586 | 0.556 | 0.644                            | 0.654 | 0.694 | 0.654 | ns    |
| HSUL_12_DCI_S   | 0.319                          | 0.378 | 0.399 | 0.378 | 0.736                           | 0.736 | 0.784 | 0.736 | 0.821                            | 0.821 | 0.886 | 0.821 | ns    |
| HSUL_12_F       | 0.305                          | 0.378 | 0.399 | 0.378 | 0.394                           | 0.412 | 0.430 | 0.412 | 0.494                            | 0.538 | 0.566 | 0.538 | ns    |
| HSUL_12_M       | 0.305                          | 0.378 | 0.399 | 0.378 | 0.551                           | 0.551 | 0.582 | 0.551 | 0.632                            | 0.642 | 0.679 | 0.642 | ns    |
| HSUL_12_S       | 0.305                          | 0.378 | 0.399 | 0.378 | 0.750                           | 0.750 | 0.799 | 0.750 | 0.813                            | 0.813 | 0.868 | 0.813 | ns    |
| LVC MOS12_F_2   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.657                           | 0.672 | 0.692 | 0.672 | 0.862                            | 0.898 | 0.922 | 0.898 | ns    |
| LVC MOS12_F_4   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.486                           | 0.504 | 0.521 | 0.504 | 0.645                            | 0.664 | 0.693 | 0.664 | ns    |
| LVC MOS12_F_6   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.469                           | 0.485 | 0.507 | 0.485 | 0.585                            | 0.634 | 0.669 | 0.634 | ns    |
| LVC MOS12_F_8   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.457                           | 0.465 | 0.489 | 0.465 | 0.592                            | 0.611 | 0.666 | 0.611 | ns    |
| LVC MOS12_M_2   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.687                           | 0.708 | 0.727 | 0.708 | 0.889                            | 0.916 | 0.945 | 0.916 | ns    |
| LVC MOS12_M_4   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.533                           | 0.550 | 0.573 | 0.550 | 0.629                            | 0.664 | 0.690 | 0.664 | ns    |
| LVC MOS12_M_6   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.520                           | 0.527 | 0.554 | 0.527 | 0.608                            | 0.622 | 0.652 | 0.622 | ns    |
| LVC MOS12_M_8   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.532                           | 0.540 | 0.571 | 0.540 | 0.606                            | 0.614 | 0.649 | 0.614 | ns    |
| LVC MOS12_S_2   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.767                           | 0.767 | 0.803 | 0.767 | 0.981                            | 0.990 | 1.024 | 0.990 | ns    |
| LVC MOS12_S_4   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.666                           | 0.666 | 0.704 | 0.666 | 0.803                            | 0.803 | 0.848 | 0.803 | ns    |
| LVC MOS12_S_6   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.657                           | 0.657 | 0.695 | 0.657 | 0.732                            | 0.732 | 0.774 | 0.732 | ns    |
| LVC MOS12_S_8   | 0.443                          | 0.512 | 0.555 | 0.512 | 0.708                           | 0.708 | 0.761 | 0.708 | 0.745                            | 0.745 | 0.790 | 0.745 | ns    |
| LVC MOS15_F_12  | 0.368                          | 0.414 | 0.445 | 0.414 | 0.485                           | 0.500 | 0.522 | 0.500 | 0.584                            | 0.647 | 0.682 | 0.647 | ns    |
| LVC MOS15_F_2   | 0.368                          | 0.414 | 0.445 | 0.414 | 0.686                           | 0.702 | 0.722 | 0.702 | 0.893                            | 0.919 | 0.940 | 0.919 | ns    |
| LVC MOS15_F_4   | 0.368                          | 0.414 | 0.445 | 0.414 | 0.567                           | 0.579 | 0.601 | 0.579 | 0.727                            | 0.755 | 0.781 | 0.755 | ns    |
| LVC MOS15_F_6   | 0.368                          | 0.414 | 0.445 | 0.414 | 0.533                           | 0.547 | 0.569 | 0.547 | 0.684                            | 0.711 | 0.742 | 0.711 | ns    |

Table 29: IOB High Performance (HP) Switching Characteristics (cont'd)

| I/O Standards    | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |         |         |         | Units |
|------------------|--------------------------------|-------|-------|-------|---------------------------------|-------|-------|-------|----------------------------------|---------|---------|---------|-------|
|                  | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V                           | 0.72V | 0.90V | 0.85V | 0.72V                            | 0.90V   | 0.85V   | 0.72V   |       |
|                  | -3                             | -2    | -1    | -2    | -3                              | -2    | -1    | -2    | -3                               | -2      | -1      | -2      |       |
| LVC MOS15_F_8    | 0.368                          | 0.414 | 0.445 | 0.414 | 0.500                           | 0.518 | 0.538 | 0.518 | 0.635                            | 0.686   | 0.703   | 0.686   | ns    |
| LVC MOS15_M_12   | 0.368                          | 0.414 | 0.445 | 0.414 | 0.607                           | 0.607 | 0.644 | 0.607 | 0.637                            | 0.637   | 0.676   | 0.637   | ns    |
| LVC MOS15_M_2    | 0.368                          | 0.414 | 0.445 | 0.414 | 0.736                           | 0.741 | 0.770 | 0.741 | 0.929                            | 0.938   | 0.962   | 0.938   | ns    |
| LVC MOS15_M_4    | 0.368                          | 0.414 | 0.445 | 0.414 | 0.610                           | 0.625 | 0.651 | 0.625 | 0.733                            | 0.754   | 0.786   | 0.754   | ns    |
| LVC MOS15_M_6    | 0.368                          | 0.414 | 0.445 | 0.414 | 0.564                           | 0.576 | 0.604 | 0.576 | 0.655                            | 0.674   | 0.710   | 0.674   | ns    |
| LVC MOS15_M_8    | 0.368                          | 0.414 | 0.445 | 0.414 | 0.565                           | 0.568 | 0.601 | 0.568 | 0.634                            | 0.639   | 0.681   | 0.639   | ns    |
| LVC MOS15_S_12   | 0.368                          | 0.414 | 0.445 | 0.414 | 0.788                           | 0.788 | 0.855 | 0.788 | 0.695                            | 0.695   | 0.733   | 0.695   | ns    |
| LVC MOS15_S_2    | 0.368                          | 0.414 | 0.445 | 0.414 | 0.829                           | 0.829 | 0.864 | 0.829 | 1.038                            | 1.039   | 1.079   | 1.039   | ns    |
| LVC MOS15_S_4    | 0.368                          | 0.414 | 0.445 | 0.414 | 0.687                           | 0.687 | 0.725 | 0.687 | 0.813                            | 0.813   | 0.851   | 0.813   | ns    |
| LVC MOS15_S_6    | 0.368                          | 0.414 | 0.445 | 0.414 | 0.671                           | 0.671 | 0.710 | 0.671 | 0.726                            | 0.726   | 0.763   | 0.726   | ns    |
| LVC MOS15_S_8    | 0.368                          | 0.414 | 0.445 | 0.414 | 0.704                           | 0.704 | 0.755 | 0.704 | 0.721                            | 0.721   | 0.758   | 0.721   | ns    |
| LVC MOS18_F_12   | 0.352                          | 0.418 | 0.445 | 0.418 | 0.564                           | 0.573 | 0.601 | 0.573 | 0.696                            | 0.731   | 0.769   | 0.731   | ns    |
| LVC MOS18_F_2    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.723                           | 0.739 | 0.760 | 0.739 | 0.918                            | 0.945   | 0.971   | 0.945   | ns    |
| LVC MOS18_F_4    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.598                           | 0.609 | 0.630 | 0.609 | 0.749                            | 0.778   | 0.802   | 0.778   | ns    |
| LVC MOS18_F_6    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.598                           | 0.603 | 0.633 | 0.603 | 0.781                            | 0.781   | 0.808   | 0.781   | ns    |
| LVC MOS18_F_8    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.567                           | 0.573 | 0.600 | 0.573 | 0.712                            | 0.733   | 0.767   | 0.733   | ns    |
| LVC MOS18_M_12   | 0.352                          | 0.418 | 0.445 | 0.418 | 0.640                           | 0.640 | 0.678 | 0.640 | 0.670                            | 0.670   | 0.709   | 0.670   | ns    |
| LVC MOS18_M_2    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.785                           | 0.798 | 0.822 | 0.798 | 0.986                            | 0.991   | 1.016   | 0.991   | ns    |
| LVC MOS18_M_4    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.658                           | 0.664 | 0.693 | 0.664 | 0.786                            | 0.798   | 0.836   | 0.798   | ns    |
| LVC MOS18_M_6    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.625                           | 0.629 | 0.663 | 0.629 | 0.727                            | 0.735   | 0.775   | 0.735   | ns    |
| LVC MOS18_M_8    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.626                           | 0.626 | 0.661 | 0.626 | 0.705                            | 0.705   | 0.746   | 0.705   | ns    |
| LVC MOS18_S_12   | 0.352                          | 0.418 | 0.445 | 0.418 | 0.795                           | 0.795 | 0.861 | 0.795 | 0.683                            | 0.683   | 0.721   | 0.683   | ns    |
| LVC MOS18_S_2    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.861                           | 0.862 | 0.897 | 0.862 | 1.061                            | 1.076   | 1.098   | 1.076   | ns    |
| LVC MOS18_S_4    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.716                           | 0.716 | 0.758 | 0.716 | 0.829                            | 0.829   | 0.872   | 0.829   | ns    |
| LVC MOS18_S_6    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.682                           | 0.682 | 0.724 | 0.682 | 0.724                            | 0.724   | 0.762   | 0.724   | ns    |
| LVC MOS18_S_8    | 0.352                          | 0.418 | 0.445 | 0.418 | 0.707                           | 0.707 | 0.760 | 0.707 | 0.709                            | 0.709   | 0.745   | 0.709   | ns    |
| LVDCI_15_F       | 0.369                          | 0.425 | 0.462 | 0.425 | 0.407                           | 0.426 | 0.443 | 0.426 | 0.514                            | 0.548   | 0.581   | 0.548   | ns    |
| LVDCI_15_M       | 0.369                          | 0.425 | 0.462 | 0.425 | 0.549                           | 0.553 | 0.582 | 0.553 | 0.632                            | 0.645   | 0.685   | 0.645   | ns    |
| LVDCI_15_S       | 0.369                          | 0.425 | 0.462 | 0.425 | 0.749                           | 0.749 | 0.803 | 0.749 | 0.821                            | 0.821   | 0.890   | 0.821   | ns    |
| LVDCI_18_F       | 0.367                          | 0.414 | 0.447 | 0.414 | 0.422                           | 0.441 | 0.459 | 0.441 | 0.541                            | 0.560   | 0.589   | 0.560   | ns    |
| LVDCI_18_M       | 0.367                          | 0.414 | 0.447 | 0.414 | 0.546                           | 0.554 | 0.585 | 0.554 | 0.622                            | 0.644   | 0.683   | 0.644   | ns    |
| LVDCI_18_S       | 0.367                          | 0.414 | 0.447 | 0.414 | 0.760                           | 0.760 | 0.818 | 0.760 | 0.837                            | 0.837   | 0.899   | 0.837   | ns    |
| LVDS             | 0.508                          | 0.539 | 0.620 | 0.539 | 0.626                           | 0.626 | 0.662 | 0.626 | 960.447                          | 960.447 | 960.447 | 960.447 | ns    |
| MIPI_DPHY_DCI_HS | 0.305                          | 0.386 | 0.415 | 0.386 | 0.489                           | 0.502 | 0.522 | 0.502 | N/A                              | N/A     | N/A     | N/A     | ns    |
| MIPI_DPHY_DCI_LP | 8.438                          | 8.438 | 8.792 | 8.438 | 0.895                           | 0.914 | 0.937 | 0.914 | N/A                              | N/A     | N/A     | N/A     | ns    |
| POD10_DCI_F      | 0.336                          | 0.408 | 0.430 | 0.408 | 0.407                           | 0.425 | 0.444 | 0.425 | 0.512                            | 0.555   | 0.584   | 0.555   | ns    |
| POD10_DCI_M      | 0.336                          | 0.408 | 0.430 | 0.408 | 0.533                           | 0.542 | 0.571 | 0.542 | 0.618                            | 0.640   | 0.681   | 0.640   | ns    |
| POD10_DCI_S      | 0.336                          | 0.408 | 0.430 | 0.408 | 0.724                           | 0.754 | 0.815 | 0.754 | 0.815                            | 0.850   | 0.917   | 0.850   | ns    |
| POD10_F          | 0.336                          | 0.407 | 0.430 | 0.407 | 0.425                           | 0.438 | 0.459 | 0.438 | 0.531                            | 0.569   | 0.601   | 0.569   | ns    |



Table 29: IOB High Performance (HP) Switching Characteristics (cont'd)

| I/O Standards  | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |         |         |         | Units |
|----------------|--------------------------------|-------|-------|-------|---------------------------------|-------|-------|-------|----------------------------------|---------|---------|---------|-------|
|                | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V                           | 0.72V | 0.90V | 0.85V | 0.72V                            | 0.90V   | 0.85V   | 0.72V   |       |
|                | -3                             | -2    | -1    | -2    | -3                              | -2    | -1    | -2    | -3                               | -2      | -1      | -2      |       |
| POD10_M        | 0.336                          | 0.407 | 0.430 | 0.407 | 0.519                           | 0.538 | 0.568 | 0.538 | 0.589                            | 0.630   | 0.667   | 0.630   | ns    |
| POD10_S        | 0.336                          | 0.407 | 0.430 | 0.407 | 0.752                           | 0.766 | 0.821 | 0.766 | 0.821                            | 0.836   | 0.894   | 0.836   | ns    |
| POD12_DCI_F    | 0.336                          | 0.409 | 0.431 | 0.409 | 0.411                           | 0.425 | 0.443 | 0.425 | 0.519                            | 0.558   | 0.586   | 0.558   | ns    |
| POD12_DCI_M    | 0.336                          | 0.409 | 0.431 | 0.409 | 0.516                           | 0.543 | 0.572 | 0.543 | 0.602                            | 0.638   | 0.678   | 0.638   | ns    |
| POD12_DCI_S    | 0.336                          | 0.409 | 0.431 | 0.409 | 0.740                           | 0.772 | 0.822 | 0.772 | 0.833                            | 0.862   | 0.929   | 0.862   | ns    |
| POD12_F        | 0.336                          | 0.409 | 0.431 | 0.409 | 0.438                           | 0.455 | 0.476 | 0.455 | 0.549                            | 0.595   | 0.626   | 0.595   | ns    |
| POD12_M        | 0.336                          | 0.409 | 0.431 | 0.409 | 0.551                           | 0.551 | 0.582 | 0.551 | 0.632                            | 0.641   | 0.679   | 0.641   | ns    |
| POD12_S        | 0.336                          | 0.409 | 0.431 | 0.409 | 0.749                           | 0.767 | 0.817 | 0.767 | 0.818                            | 0.832   | 0.889   | 0.832   | ns    |
| SLVS_400_18    | 0.492                          | 0.539 | 0.620 | 0.539 | N/A                             | N/A   | N/A   | N/A   | N/A                              | N/A     | N/A     | N/A     | ns    |
| SSTL12_DCI_F   | 0.331                          | 0.381 | 0.399 | 0.381 | 0.411                           | 0.425 | 0.443 | 0.425 | 0.520                            | 0.558   | 0.586   | 0.558   | ns    |
| SSTL12_DCI_M   | 0.331                          | 0.381 | 0.399 | 0.381 | 0.549                           | 0.557 | 0.587 | 0.557 | 0.643                            | 0.654   | 0.694   | 0.654   | ns    |
| SSTL12_DCI_S   | 0.331                          | 0.381 | 0.399 | 0.381 | 0.754                           | 0.754 | 0.803 | 0.754 | 0.842                            | 0.842   | 0.908   | 0.842   | ns    |
| SSTL12_F       | 0.320                          | 0.403 | 0.403 | 0.403 | 0.394                           | 0.412 | 0.430 | 0.412 | 0.494                            | 0.538   | 0.566   | 0.538   | ns    |
| SSTL12_M       | 0.320                          | 0.403 | 0.403 | 0.403 | 0.550                           | 0.553 | 0.584 | 0.553 | 0.630                            | 0.641   | 0.676   | 0.641   | ns    |
| SSTL12_S       | 0.320                          | 0.403 | 0.403 | 0.403 | 0.758                           | 0.758 | 0.808 | 0.758 | 0.823                            | 0.823   | 0.879   | 0.823   | ns    |
| SSTL135_DCI_F  | 0.341                          | 0.366 | 0.399 | 0.366 | 0.392                           | 0.411 | 0.428 | 0.411 | 0.494                            | 0.537   | 0.565   | 0.537   | ns    |
| SSTL135_DCI_M  | 0.341                          | 0.366 | 0.399 | 0.366 | 0.551                           | 0.551 | 0.582 | 0.551 | 0.643                            | 0.645   | 0.685   | 0.645   | ns    |
| SSTL135_DCI_S  | 0.341                          | 0.366 | 0.399 | 0.366 | 0.746                           | 0.746 | 0.799 | 0.746 | 0.829                            | 0.829   | 0.893   | 0.829   | ns    |
| SSTL135_F      | 0.321                          | 0.378 | 0.399 | 0.378 | 0.393                           | 0.408 | 0.428 | 0.408 | 0.491                            | 0.528   | 0.561   | 0.528   | ns    |
| SSTL135_M      | 0.321                          | 0.378 | 0.399 | 0.378 | 0.548                           | 0.555 | 0.585 | 0.555 | 0.621                            | 0.641   | 0.679   | 0.641   | ns    |
| SSTL135_S      | 0.321                          | 0.378 | 0.399 | 0.378 | 0.772                           | 0.772 | 0.823 | 0.772 | 0.827                            | 0.827   | 0.878   | 0.827   | ns    |
| SSTL15_DCI_F   | 0.319                          | 0.402 | 0.417 | 0.402 | 0.394                           | 0.412 | 0.429 | 0.412 | 0.497                            | 0.531   | 0.563   | 0.531   | ns    |
| SSTL15_DCI_M   | 0.319                          | 0.402 | 0.417 | 0.402 | 0.549                           | 0.553 | 0.583 | 0.553 | 0.632                            | 0.645   | 0.685   | 0.645   | ns    |
| SSTL15_DCI_S   | 0.319                          | 0.402 | 0.417 | 0.402 | 0.768                           | 0.768 | 0.822 | 0.768 | 0.847                            | 0.847   | 0.912   | 0.847   | ns    |
| SSTL15_F       | 0.320                          | 0.371 | 0.400 | 0.371 | 0.393                           | 0.408 | 0.428 | 0.408 | 0.494                            | 0.530   | 0.556   | 0.530   | ns    |
| SSTL15_M       | 0.320                          | 0.371 | 0.400 | 0.371 | 0.547                           | 0.554 | 0.585 | 0.554 | 0.624                            | 0.639   | 0.677   | 0.639   | ns    |
| SSTL15_S       | 0.320                          | 0.371 | 0.400 | 0.371 | 0.767                           | 0.767 | 0.817 | 0.767 | 0.813                            | 0.813   | 0.867   | 0.813   | ns    |
| SSTL18_I_DCI_F | 0.256                          | 0.329 | 0.336 | 0.329 | 0.422                           | 0.445 | 0.461 | 0.445 | 0.540                            | 0.566   | 0.595   | 0.566   | ns    |
| SSTL18_I_DCI_M | 0.256                          | 0.329 | 0.336 | 0.329 | 0.552                           | 0.554 | 0.585 | 0.554 | 0.629                            | 0.644   | 0.683   | 0.644   | ns    |
| SSTL18_I_DCI_S | 0.256                          | 0.329 | 0.336 | 0.329 | 0.762                           | 0.762 | 0.818 | 0.762 | 0.837                            | 0.837   | 0.899   | 0.837   | ns    |
| SSTL18_I_F     | 0.259                          | 0.316 | 0.337 | 0.316 | 0.439                           | 0.454 | 0.476 | 0.454 | 0.549                            | 0.578   | 0.608   | 0.578   | ns    |
| SSTL18_I_M     | 0.259                          | 0.316 | 0.337 | 0.316 | 0.567                           | 0.571 | 0.603 | 0.571 | 0.535                            | 0.652   | 0.692   | 0.652   | ns    |
| SSTL18_I_S     | 0.259                          | 0.316 | 0.337 | 0.316 | 0.782                           | 0.782 | 0.835 | 0.782 | 0.816                            | 0.816   | 0.870   | 0.816   | ns    |
| SUB_LVDS       | 0.508                          | 0.539 | 0.620 | 0.539 | 0.658                           | 0.660 | 0.692 | 0.660 | 907.387                          | 969.863 | 969.863 | 969.863 | ns    |

## IOB 3-state Output Switching Characteristics

Table 30 specifies the values of T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> and T<sub>INBUF\_DELAY\_IBUFDIS\_O</sub>.



- $T_{\text{OUTBUF\_DELAY\_TE\_PAD}}$  is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).
- $T_{\text{INBUF\_DELAY\_IBUFDIS\_O}}$  is the IOB delay from IBUFDISABLE to O output.
- In HP I/O banks, the internal DCI termination turn-off time is always faster than  $T_{\text{OUTBUF\_DELAY\_TE\_PAD}}$  when the DCITERMDISABLE pin is used.
- In HD I/O banks, the internal IN\_TERM termination turn-off time is always faster than  $T_{\text{OUTBUF\_DELAY\_TE\_PAD}}$  when the INTERMDISABLE pin is used.

**Table 30: IOB 3-state Output Switching Characteristics**

| Symbol                                | Description                                                         | Speed Grade and $V_{\text{CCINT}}$ Operating Voltages |       |       |       | Units |
|---------------------------------------|---------------------------------------------------------------------|-------------------------------------------------------|-------|-------|-------|-------|
|                                       |                                                                     | 0.90V                                                 | 0.85V |       | 0.72V |       |
|                                       |                                                                     | -3                                                    | -2    | -1    | -2    |       |
| $T_{\text{OUTBUF\_DELAY\_TE\_PAD}}$   | T input to pad high-impedance for HD I/O banks                      | 6.167                                                 | 6.318 | 6.369 | 6.699 | ns    |
|                                       | T input to pad high-impedance for the HP I/O banks                  | 5.330                                                 | 5.330 | 5.341 | 5.330 | ns    |
| $T_{\text{INBUF\_DELAY\_IBUFDIS\_O}}$ | IBUF turn-on time from IBUFDISABLE to O output for HD I/O banks     | 2.266                                                 | 2.266 | 2.430 | 2.266 | ns    |
|                                       | IBUF turn-on time from IBUFDISABLE to O output for the HP I/O banks | 0.873                                                 | 0.936 | 1.037 | 0.936 | ns    |

## Input Delay Measurement Methodology

The following table shows the test setup parameters used for measuring input delay.

**Table 31: Input Delay Measurement Methodology**

| Description                                        | I/O Standard Attribute          | $V_L^{1,2}$               | $V_H^{1,2}$               | $V_{\text{MEAS}}^{1,4}$ | $V_{\text{REF}}^{1,3,5}$ |
|----------------------------------------------------|---------------------------------|---------------------------|---------------------------|-------------------------|--------------------------|
| LVC MOS, 1.2V                                      | LVC MOS12                       | 0.1                       | 1.1                       | 0.6                     | –                        |
| LVC MOS, LVDCI, HSLVDCI, 1.5V                      | LVC MOS15, LVDCI_15, HSLVDCI_15 | 0.1                       | 1.4                       | 0.75                    | –                        |
| LVC MOS, LVDCI, HSLVDCI, 1.8V                      | LVC MOS18, LVDCI_18, HSLVDCI_18 | 0.1                       | 1.7                       | 0.9                     | –                        |
| LVC MOS, 2.5V                                      | LVC MOS25                       | 0.1                       | 2.4                       | 1.25                    | –                        |
| LVC MOS, 3.3V                                      | LVC MOS33                       | 0.1                       | 3.2                       | 1.65                    | –                        |
| LV TTL, 3.3V                                       | LV TTL                          | 0.1                       | 3.2                       | 1.65                    | –                        |
| HSTL (high-speed transceiver logic), class I, 1.2V | HSTL_I_12                       | $V_{\text{REF}} - 0.25$   | $V_{\text{REF}} + 0.25$   | $V_{\text{REF}}$        | 0.6                      |
| HSTL, class I, 1.5V                                | HSTL_I                          | $V_{\text{REF}} - 0.325$  | $V_{\text{REF}} + 0.325$  | $V_{\text{REF}}$        | 0.75                     |
| HSTL, class I, 1.8V                                | HSTL_I_18                       | $V_{\text{REF}} - 0.4$    | $V_{\text{REF}} + 0.4$    | $V_{\text{REF}}$        | 0.9                      |
| HSUL (high-speed unterminated logic), 1.2V         | HSUL_12                         | $V_{\text{REF}} - 0.25$   | $V_{\text{REF}} + 0.25$   | $V_{\text{REF}}$        | 0.6                      |
| SSTL12 (stub series terminated logic), 1.2V        | SSTL12                          | $V_{\text{REF}} - 0.25$   | $V_{\text{REF}} + 0.25$   | $V_{\text{REF}}$        | 0.6                      |
| SSTL135 and SSTL135 class II, 1.35V                | SSTL135, SSTL135_II             | $V_{\text{REF}} - 0.2875$ | $V_{\text{REF}} + 0.2875$ | $V_{\text{REF}}$        | 0.675                    |
| SSTL15 and SSTL15 class II, 1.5V                   | SSTL15, SSTL15_II               | $V_{\text{REF}} - 0.325$  | $V_{\text{REF}} + 0.325$  | $V_{\text{REF}}$        | 0.75                     |
| SSTL18, class I and II, 1.8V                       | SSTL18_I, SSTL18_II             | $V_{\text{REF}} - 0.4$    | $V_{\text{REF}} + 0.4$    | $V_{\text{REF}}$        | 0.9                      |
| POD10, 1.0V                                        | POD10                           | $V_{\text{REF}} - 0.2$    | $V_{\text{REF}} + 0.2$    | $V_{\text{REF}}$        | 0.7                      |

Table 31: Input Delay Measurement Methodology (cont'd)

| Description                                     | I/O Standard Attribute        | $V_L^{1,2}$      | $V_H^{1,2}$      | $V_{MEAS}^{1,4}$ | $V_{REF}^{1,3,5}$ |
|-------------------------------------------------|-------------------------------|------------------|------------------|------------------|-------------------|
| POD12, 1.2V                                     | POD12                         | $V_{REF} - 0.24$ | $V_{REF} + 0.24$ | $V_{REF}$        | 0.84              |
| DIFF_HSTL, class I, 1.2V                        | DIFF_HSTL_I_12                | $0.6 - 0.25$     | $0.6 + 0.25$     | $0^6$            | –                 |
| DIFF_HSTL, class I, 1.5V                        | DIFF_HSTL_I                   | $0.75 - 0.325$   | $0.75 + 0.325$   | $0^6$            | –                 |
| DIFF_HSTL, class I, 1.8V                        | DIFF_HSTL_I_18                | $0.9 - 0.4$      | $0.9 + 0.4$      | $0^6$            | –                 |
| DIFF_HSUL, 1.2V                                 | DIFF_HSUL_12                  | $0.6 - 0.25$     | $0.6 + 0.25$     | $0^6$            | –                 |
| DIFF_SSTL, 1.2V                                 | DIFF_SSTL12                   | $0.6 - 0.25$     | $0.6 + 0.25$     | $0^6$            | –                 |
| DIFF_SSTL135 and DIFF_SSTL135 class II, 1.35V   | DIFF_SSTL135, DIFF_SSTL135_II | $0.675 - 0.2875$ | $0.675 + 0.2875$ | $0^6$            | –                 |
| DIFF_SSTL15 and DIFF_SSTL15 class II, 1.5V      | DIFF_SSTL15, DIFF_SSTL15_II   | $0.75 - 0.325$   | $0.75 + 0.325$   | $0^6$            | –                 |
| DIFF_SSTL18_I, DIFF_SSTL18_II, 1.8V             | DIFF_SSTL18_I, DIFF_SSTL18_II | $0.9 - 0.4$      | $0.9 + 0.4$      | $0^6$            | –                 |
| DIFF_POD10, 1.0V                                | DIFF_POD10                    | $0.5 - 0.2$      | $0.5 + 0.2$      | $0^6$            | –                 |
| DIFF_POD12, 1.2V                                | DIFF_POD12                    | $0.6 - 0.25$     | $0.6 + 0.25$     | $0^6$            | –                 |
| LVDS (low-voltage differential signaling), 1.8V | LVDS                          | $0.9 - 0.125$    | $0.9 + 0.125$    | $0^6$            | –                 |
| LVDS_25, 2.5V                                   | LVDS_25                       | $1.25 - 0.125$   | $1.25 + 0.125$   | $0^6$            | –                 |
| SUB_LVDS, 1.8V                                  | SUB_LVDS                      | $0.9 - 0.125$    | $0.9 + 0.125$    | $0^6$            | –                 |
| SLVS, 1.8V                                      | SLVS_400_18                   | $0.9 - 0.125$    | $0.9 + 0.125$    | $0^6$            | –                 |
| SLVS, 2.5V                                      | SLVS_400_25                   | $1.25 - 0.125$   | $1.25 + 0.125$   | $0^6$            | –                 |
| LVPECL, 2.5V                                    | LVPECL                        | $1.25 - 0.125$   | $1.25 + 0.125$   | $0^6$            | –                 |
| MIPI D-PHY (high speed) 1.2V                    | MIPI_DPHY_DCI_HS              | $0.2 - 0.125$    | $0.2 + 0.125$    | $0^6$            | –                 |
| MIPI D-PHY (low power) 1.2V                     | MIPI_DPHY_DCI_LP              | $0.715 - 0.2$    | $0.715 + 0.2$    | $0^6$            | –                 |


**Notes:**

1. The input delay measurement methodology parameters for LVDCI/HSLVDCI are the same for LVC MOS standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between  $V_L$  and  $V_H$ .
3. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the  $V_{REF}/V_{MEAS}$  parameters found in IBIS models and/or noted in Figure 1.
6. The value given is the differential input voltage.

## Output Delay Measurement Methodology


Output delays are measured with short output traces. Standard termination was used for all testing. The propagation delay of the trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 1 and Figure 2.

Figure 1: Single-Ended Test Setup



X16654-072117

Figure 2: Differential Test Setup



X16640-072117

Parameters  $V_{REF}$ ,  $R_{REF}$ ,  $C_{REF}$ , and  $V_{MEAS}$  fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using this method:

1. Simulate the output driver of choice into the generalized test setup using values from [Table 32](#).
2. Record the time to  $V_{MEAS}$ .
3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to  $V_{MEAS}$ .
5. Compare the results of step 2 and step 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

Table 32: Output Delay Measurement Methodology

| Description          | I/O Standard Attribute | $R_{REF}$<br>( $\Omega$ ) | $C_{REF}^1$<br>(pF) | $V_{MEAS}$<br>(V) | $V_{REF}$<br>(V) |
|----------------------|------------------------|---------------------------|---------------------|-------------------|------------------|
| LVC MOS, 1.2V        | LVC MOS12              | 1M                        | 0                   | 0.6               | 0                |
| LVC MOS, 1.5V        | LVC MOS15              | 1M                        | 0                   | 0.75              | 0                |
| LVC MOS, 1.8V        | LVC MOS18              | 1M                        | 0                   | 0.9               | 0                |
| LVC MOS, 2.5V        | LVC MOS25              | 1M                        | 0                   | 1.25              | 0                |
| LVC MOS, 3.3V        | LVC MOS33              | 1M                        | 0                   | 1.65              | 0                |
| LVTTL, 3.3V          | LVTTL                  | 1M                        | 0                   | 1.65              | 0                |
| LVDCI, HSLVDCI, 1.5V | LVDCI_15, HSLVDCI_15   | 50                        | 0                   | $V_{REF}$         | 0.75             |

Table 32: Output Delay Measurement Methodology (cont'd)

| Description                                        | I/O Standard Attribute        | R <sub>REF</sub><br>(Ω) | C <sub>REF</sub> <sup>1</sup><br>(pF) | V <sub>MEAS</sub><br>(V) | V <sub>REF</sub><br>(V) |
|----------------------------------------------------|-------------------------------|-------------------------|---------------------------------------|--------------------------|-------------------------|
| LVDCI, HSLVDCI, 1.8V                               | LVDCI_15, HSLVDCI_18          | 50                      | 0                                     | V <sub>REF</sub>         | 0.9                     |
| HSTL (high-speed transceiver logic), class I, 1.2V | HSTL_I_12                     | 50                      | 0                                     | V <sub>REF</sub>         | 0.6                     |
| HSTL, class I, 1.5V                                | HSTL_I                        | 50                      | 0                                     | V <sub>REF</sub>         | 0.75                    |
| HSTL, class I, 1.8V                                | HSTL_I_18                     | 50                      | 0                                     | V <sub>REF</sub>         | 0.9                     |
| HSUL (high-speed unterminated logic), 1.2V         | HSUL_12                       | 50                      | 0                                     | V <sub>REF</sub>         | 0.6                     |
| SSTL12 (stub series terminated logic), 1.2V        | SSTL12                        | 50                      | 0                                     | V <sub>REF</sub>         | 0.6                     |
| SSTL135 and SSTL135 class II, 1.35V                | SSTL135, SSTL135_II           | 50                      | 0                                     | V <sub>REF</sub>         | 0.675                   |
| SSTL15 and SSTL15 class II, 1.5V                   | SSTL15, SSTL15_II             | 50                      | 0                                     | V <sub>REF</sub>         | 0.75                    |
| SSTL18, class I and class II, 1.8V                 | SSTL18_I, SSTL18_II           | 50                      | 0                                     | V <sub>REF</sub>         | 0.9                     |
| POD10, 1.0V                                        | POD10                         | 50                      | 0                                     | V <sub>REF</sub>         | 1.0                     |
| POD12, 1.2V                                        | POD12                         | 50                      | 0                                     | V <sub>REF</sub>         | 1.2                     |
| DIFF_HSTL, class I, 1.2V                           | DIFF_HSTL_I_12                | 50                      | 0                                     | V <sub>REF</sub>         | 0.6                     |
| DIFF_HSTL, class I, 1.5V                           | DIFF_HSTL_I                   | 50                      | 0                                     | V <sub>REF</sub>         | 0.75                    |
| DIFF_HSTL, class I, 1.8V                           | DIFF_HSTL_I_18                | 50                      | 0                                     | V <sub>REF</sub>         | 0.9                     |
| DIFF_HSUL, 1.2V                                    | DIFF_HSUL_12                  | 50                      | 0                                     | V <sub>REF</sub>         | 0.6                     |
| DIFF_SSTL12, 1.2V                                  | DIFF_SSTL12                   | 50                      | 0                                     | V <sub>REF</sub>         | 0.6                     |
| DIFF_SSTL135 and DIFF_SSTL135 class II, 1.35V      | DIFF_SSTL135, DIFF_SSTL135_II | 50                      | 0                                     | V <sub>REF</sub>         | 0.675                   |
| DIFF_SSTL15 and DIFF_SSTL15 class II, 1.5V         | DIFF_SSTL15, DIFF_SSTL15_II   | 50                      | 0                                     | V <sub>REF</sub>         | 0.75                    |
| DIFF_SSTL18, class I and II, 1.8V                  | DIFF_SSTL18_I, DIFF_SSTL18_II | 50                      | 0                                     | V <sub>REF</sub>         | 0.9                     |
| DIFF_POD10, 1.0V                                   | DIFF_POD10                    | 50                      | 0                                     | V <sub>REF</sub>         | 1.0                     |
| DIFF_POD12, 1.2V                                   | DIFF_POD12                    | 50                      | 0                                     | V <sub>REF</sub>         | 1.2                     |
| LVDS (low-voltage differential signaling), 1.8V    | LVDS                          | 100                     | 0                                     | 0 <sup>2</sup>           | 0                       |
| SUB_LVDS, 1.8V                                     | SUB_LVDS                      | 100                     | 0                                     | 0 <sup>2</sup>           | 0                       |
| MIPI D-PHY (high speed) 1.2V                       | MIPI_DPHY_DCI_HS              | 100                     | 0                                     | 0 <sup>2</sup>           | 0                       |
| MIPI D-PHY (low power) 1.2V                        | MIPI_DPHY_DCI_LP              | 1M                      | 0                                     | 0.6                      | 0                       |

**Notes:**

1. C<sub>REF</sub> is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.

# Block RAM and FIFO Switching Characteristics

Table 33: Block RAM and FIFO Switching Characteristics

| Symbol                                 | Description                                                                                          | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       | Units   |
|----------------------------------------|------------------------------------------------------------------------------------------------------|-------------------------------------------------------|-------|------|-------|---------|
|                                        |                                                                                                      | 0.90V                                                 | 0.85V |      | 0.72V |         |
|                                        |                                                                                                      | -3                                                    | -2    | -1   | -2    |         |
| Maximum Frequency                      |                                                                                                      |                                                       |       |      |       |         |
| F <sub>MAX_WF_NC</sub>                 | Block RAM (WRITE_FIRST and NO_CHANGE modes)                                                          | 825                                                   | 737   | 645  | 585   | MHz     |
| F <sub>MAX_RF</sub>                    | Block RAM (READ_FIRST mode)                                                                          | 718                                                   | 637   | 575  | 510   | MHz     |
| F <sub>MAX_FIFO</sub>                  | FIFO in all modes without ECC                                                                        | 825                                                   | 737   | 645  | 585   | MHz     |
| F <sub>MAX_ECC</sub>                   | Block RAM and FIFO in ECC configuration without PIPELINE                                             | 718                                                   | 637   | 575  | 510   | MHz     |
|                                        | Block RAM and FIFO in ECC configuration with PIPELINE and Block RAM in WRITE_FIRST or NO_CHANGE mode | 825                                                   | 737   | 645  | 585   | MHz     |
| T <sub>PW</sub> <sup>1</sup>           | Minimum pulse width                                                                                  | 495                                                   | 542   | 543  | 577   | ps      |
| Block RAM and FIFO Clock-to-Out Delays |                                                                                                      |                                                       |       |      |       |         |
| T <sub>RCKO_DO</sub>                   | Clock CLK to DOUT output (without output register)                                                   | 0.91                                                  | 1.02  | 1.11 | 1.46  | ns, Max |
| T <sub>RCKO_DO_REG</sub>               | Clock CLK to DOUT output (with output register)                                                      | 0.27                                                  | 0.29  | 0.30 | 0.42  | ns, Max |

**Notes:**

- The MMCM and PLL DUTY\_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

## UltraRAM Switching Characteristics

The *UltraScale Architecture and Product Data Sheet: Overview* ([DS890](#)) lists the Virtex UltraScale+ FPGAs that include this memory.

Table 34: UltraRAM Switching Characteristics

| Symbol                          | Description                                                            | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |     |       | Units |
|---------------------------------|------------------------------------------------------------------------|-------------------------------------------------------|-------|-----|-------|-------|
|                                 |                                                                        | 0.90V                                                 | 0.85V |     | 0.72V |       |
|                                 |                                                                        | -3                                                    | -2    | -1  | -2    |       |
| Maximum Frequency               |                                                                        |                                                       |       |     |       |       |
| F <sub>MAX</sub>                | UltraRAM maximum frequency with OREG_B = True                          | 650                                                   | 600   | 575 | 500   | MHz   |
| F <sub>MAX,ECC,NOPIPELINE</sub> | UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = True  | 435                                                   | 400   | 386 | 312   | MHz   |
| F <sub>MAX,NOPIPELINE</sub>     | UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = False | 528                                                   | 500   | 478 | 404   | MHz   |
| T <sub>PW</sub> <sup>1</sup>    | Minimum pulse width                                                    | 650                                                   | 700   | 730 | 800   | ps    |
| T <sub>RSTPW</sub>              | Asynchronous reset minimum pulse width. One cycle required             | 1 clock cycle                                         |       |     |       |       |

**Notes:**

1. The MMCM and PLL DUTY\_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

## Input/Output Delay Switching Characteristics

Table 35: Input/Output Delay Switching Characteristics

| Symbol                                                            | Description                                                                                               | Speed Grade and V <sub>CCINT</sub> Operating Voltages |                |             |             | Units |
|-------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|-------------------------------------------------------|----------------|-------------|-------------|-------|
|                                                                   |                                                                                                           | 0.90V                                                 | 0.85V          |             | 0.72V       |       |
|                                                                   |                                                                                                           | -3                                                    | -2             | -1          | -2          |       |
| F <sub>REFCLK</sub>                                               | Reference clock frequency for IDELAYCTRL (component mode)                                                 | 300 to 800                                            |                |             |             | MHz   |
|                                                                   | Reference clock frequency when using BITSlice_CONTROL with REFCLK (in native mode (for RX_BITSlice only)) | 300 to 800                                            |                |             |             | MHz   |
|                                                                   | Reference clock frequency for BITSlice_CONTROL with PLL_CLK (in native mode) <sup>1</sup>                 | 300 to 2666.67                                        | 300 to 2666.67 | 300 to 2400 | 300 to 2400 | MHz   |
| T <sub>MINPER_CLK</sub>                                           | Minimum period for IDELAY clock                                                                           | 3.195                                                 | 3.195          | 3.195       | 3.195       | ns    |
| T <sub>MINPER_RST</sub>                                           | Minimum reset pulse width                                                                                 | 52.00                                                 |                |             |             | ns    |
| T <sub>IDELAY_RESOLUTION/</sub><br>T <sub>ODELAY_RESOLUTION</sub> | IDELAY/ODELAY chain resolution                                                                            | 2.1 to 12                                             |                |             |             | ps    |

**Notes:**

1. PLL settings could restrict the minimum allowable data rate. For example, when using a PLL with CLKOUTPHY\_MODE = VCO\_HALF, the minimum frequency is PLL\_F<sub>VCOMIN</sub>/2.

## DSP48 Slice Switching Characteristics

Table 36: DSP48 Slice Switching Characteristics

| Symbol                                | Description                                                  | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |     |                    | Units |
|---------------------------------------|--------------------------------------------------------------|-------------------------------------------------------|-------|-----|--------------------|-------|
|                                       |                                                              | 0.90V                                                 | 0.85V |     | 0.72V <sup>1</sup> |       |
|                                       |                                                              | -3                                                    | -2    | -1  | -2                 |       |
| Maximum Frequency                     |                                                              |                                                       |       |     |                    |       |
| F <sub>MAX</sub>                      | With all registers used                                      | 891                                                   | 775   | 645 | 644                | MHz   |
| F <sub>MAX_PATDET</sub>               | With pattern detector                                        | 794                                                   | 687   | 571 | 562                | MHz   |
| F <sub>MAX_MULT_NOMREG</sub>          | Two register multiply without MREG                           | 635                                                   | 544   | 456 | 440                | MHz   |
| F <sub>MAX_MULT_NOMREG_PATDET</sub>   | Two register multiply without MREG with pattern detect       | 577                                                   | 492   | 410 | 395                | MHz   |
| F <sub>MAX_PREADD_NOADREG</sub>       | Without ADREG                                                | 655                                                   | 565   | 468 | 453                | MHz   |
| F <sub>MAX_NOPIPELINEREG</sub>        | Without pipeline registers (MREG, ADREG)                     | 483                                                   | 410   | 338 | 323                | MHz   |
| F <sub>MAX_NOPIPELINEREG_PATDET</sub> | Without pipeline registers (MREG, ADREG) with pattern detect | 448                                                   | 379   | 314 | 299                | MHz   |

**Notes:**

- For devices operating at the lower power V<sub>CCINT</sub> = 0.72V voltages, DSP cascades that cross the clock region center might operate below the specified F<sub>MAX</sub>.

## Clock Buffers and Networks

Table 37: Clock Buffers Switching Characteristics

| Symbol                                                                                | Description                                                                                                | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |     |       | Units |
|---------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|-------|-----|-------|-------|
|                                                                                       |                                                                                                            | 0.90V                                                 | 0.85V |     | 0.72V |       |
|                                                                                       |                                                                                                            | -3                                                    | -2    | -1  | -2    |       |
| Global Clock Switching Characteristics (Including BUFGCTRL)                           |                                                                                                            |                                                       |       |     |       |       |
| F <sub>MAX</sub>                                                                      | Maximum frequency of a global clock tree (BUFG)                                                            | 891                                                   | 775   | 667 | 725   | MHz   |
| Global Clock Buffer with Input Divide Capability (BUFGCE_DIV)                         |                                                                                                            |                                                       |       |     |       |       |
| F <sub>MAX</sub>                                                                      | Maximum frequency of a global clock buffer with input divide capability (BUFGCE_DIV)                       | 891                                                   | 775   | 667 | 725   | MHz   |
| Global Clock Buffer with Clock Enable (BUFGCE)                                        |                                                                                                            |                                                       |       |     |       |       |
| F <sub>MAX</sub>                                                                      | Maximum frequency of a global clock buffer with clock enable (BUFGCE)                                      | 891                                                   | 775   | 667 | 725   | MHz   |
| Leaf Clock Buffer with Clock Enable (BUFCE_LEAF)                                      |                                                                                                            |                                                       |       |     |       |       |
| F <sub>MAX</sub>                                                                      | Maximum frequency of a leaf clock buffer with clock enable (BUFCE_LEAF)                                    | 891                                                   | 775   | 667 | 725   | MHz   |
| GTY or GTM Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT) |                                                                                                            |                                                       |       |     |       |       |
| F <sub>MAX</sub>                                                                      | Maximum frequency of a serial transceiver clock buffer with clock enable and clock input divide capability | 512                                                   | 512   | 512 | 512   | MHz   |

# MMCM Switching Characteristics

Table 38: MMCM Specification

| Symbol                          | Description                                          | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       | Units |
|---------------------------------|------------------------------------------------------|-------------------------------------------------------|-------|------|-------|-------|
|                                 |                                                      | 0.90V                                                 | 0.85V |      | 0.72V |       |
|                                 |                                                      | -3                                                    | -2    | -1   | -2    |       |
| MMCM_F <sub>INMAX</sub>         | Maximum input clock frequency                        | 1066                                                  | 933   | 800  | 933   | MHz   |
| MMCM_F <sub>INMIN</sub>         | Minimum input clock frequency                        | 10                                                    | 10    | 10   | 10    | MHz   |
| MMCM_F <sub>INJITTER</sub>      | Maximum input clock period jitter                    | < 20% of clock input period or 1 ns Max               |       |      |       |       |
| MMCM_F <sub>INDUTY</sub>        | Input duty cycle range: 10–49 MHz                    | 25–75                                                 |       |      |       | %     |
|                                 | Input duty cycle range: 50–199 MHz                   | 30–70                                                 |       |      |       | %     |
|                                 | Input duty cycle range: 200–399 MHz                  | 35–65                                                 |       |      |       | %     |
|                                 | Input duty cycle range: 400–499 MHz                  | 40–60                                                 |       |      |       | %     |
|                                 | Input duty cycle range: >500 MHz                     | 45–55                                                 |       |      |       | %     |
| MMCM_F <sub>MIN_PSCLK</sub>     | Minimum dynamic phase shift clock frequency          | 0.01                                                  | 0.01  | 0.01 | 0.01  | MHz   |
| MMCM_F <sub>MAX_PSCLK</sub>     | Maximum dynamic phase shift clock frequency          | 550                                                   | 500   | 450  | 500   | MHz   |
| MMCM_F <sub>VCOMIN</sub>        | Minimum MMCM VCO frequency                           | 800                                                   | 800   | 800  | 800   | MHz   |
| MMCM_F <sub>VCOMAX</sub>        | Maximum MMCM VCO frequency                           | 1600                                                  | 1600  | 1600 | 1600  | MHz   |
| MMCM_F <sub>BANDWIDTH</sub>     | Low MMCM bandwidth at typical <sup>1</sup>           | 1.00                                                  | 1.00  | 1.00 | 1.00  | MHz   |
|                                 | High MMCM bandwidth at typical <sup>1</sup>          | 4.00                                                  | 4.00  | 4.00 | 4.00  | MHz   |
| MMCM_T <sub>STATPHAOFFSET</sub> | Static phase offset of the MMCM outputs <sup>2</sup> | 0.12                                                  | 0.12  | 0.12 | 0.12  | ns    |
| MMCM_T <sub>OUTJITTER</sub>     | MMCM output jitter                                   | Note 3                                                |       |      |       |       |
| MMCM_T <sub>OUTDUTY</sub>       | MMCM output clock duty cycle precision <sup>4</sup>  | 0.165                                                 | 0.20  | 0.20 | 0.20  | ns    |
| MMCM_T <sub>LOCKMAX</sub>       | MMCM maximum lock time for MMCM_F <sub>PFDMIN</sub>  | 100                                                   | 100   | 100  | 100   | µs    |
| MMCM_F <sub>OUTMAX</sub>        | MMCM maximum output frequency                        | 891                                                   | 775   | 667  | 725   | MHz   |
| MMCM_F <sub>OUTMIN</sub>        | MMCM minimum output frequency <sup>4,5</sup>         | 6.25                                                  | 6.25  | 6.25 | 6.25  | MHz   |
| MMCM_T <sub>EXTFDVAR</sub>      | External clock feedback variation                    | < 20% of clock input period or 1 ns Max               |       |      |       |       |
| MMCM_RST <sub>MINPULSE</sub>    | Minimum reset pulse width                            | 5.00                                                  | 5.00  | 5.00 | 5.00  | ns    |
| MMCM_F <sub>PFDMAX</sub>        | Maximum frequency at the phase frequency detector    | 550                                                   | 500   | 450  | 500   | MHz   |
| MMCM_F <sub>PFDMIN</sub>        | Minimum frequency at the phase frequency detector    | 10                                                    | 10    | 10   | 10    | MHz   |
| MMCM_T <sub>FBDELAY</sub>       | Maximum delay in the feedback path                   | 5 ns Max or one clock cycle                           |       |      |       |       |
| MMCM_F <sub>DPCLK_MAX</sub>     | Maximum DRP clock frequency                          | 250                                                   | 250   | 250  | 250   | MHz   |

## Notes:

- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
- Includes global clock buffer.
- Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.



# PLL Switching Characteristics

Table 39: PLL Specification

| Symbol                         | Description <sup>1</sup>                                                          | Speed Grade and V <sub>CCINT</sub> Operating Voltages      |       |       |       | Units |
|--------------------------------|-----------------------------------------------------------------------------------|------------------------------------------------------------|-------|-------|-------|-------|
|                                |                                                                                   | 0.90V                                                      | 0.85V |       | 0.72V |       |
|                                |                                                                                   | -3                                                         | -2    | -1    | -2    |       |
| PLL_F <sub>INMAX</sub>         | Maximum input clock frequency                                                     | 1066                                                       | 933   | 800   | 933   | MHz   |
| PLL_F <sub>INMIN</sub>         | Minimum input clock frequency                                                     | 70                                                         | 70    | 70    | 70    | MHz   |
| PLL_F <sub>INJITTER</sub>      | Maximum input clock period jitter                                                 | < 20% of clock input period or 1 ns Max                    |       |       |       |       |
| PLL_F <sub>INDUTY</sub>        | Input duty cycle range: 70–399 MHz                                                | 35–65                                                      |       |       |       | %     |
|                                | Input duty cycle range: 400–499 MHz                                               | 40–60                                                      |       |       |       | %     |
|                                | Input duty cycle range: >500 MHz                                                  | 45–55                                                      |       |       |       | %     |
| PLL_F <sub>VCOMIN</sub>        | Minimum PLL VCO frequency                                                         | 750                                                        | 750   | 750   | 750   | MHz   |
| PLL_F <sub>VCOMAX</sub>        | Maximum PLL VCO frequency                                                         | 1500                                                       | 1500  | 1500  | 1500  | MHz   |
| PLL_T <sub>STATPHAOFFSET</sub> | Static phase offset of the PLL outputs <sup>2</sup>                               | 0.12                                                       | 0.12  | 0.12  | 0.12  | ns    |
| PLL_T <sub>OUTJITTER</sub>     | PLL output jitter                                                                 | Note 3                                                     |       |       |       |       |
| PLL_T <sub>OUTDUTY</sub>       | PLL CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B duty-cycle precision <sup>4</sup>        | 0.165                                                      | 0.20  | 0.20  | 0.20  | ns    |
| PLL_T <sub>LOCKMAX</sub>       | PLL maximum lock time                                                             | 100                                                        |       |       |       | µs    |
| PLL_F <sub>OUTMAX</sub>        | PLL maximum output frequency at CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B              | 891                                                        | 775   | 667   | 725   | MHz   |
|                                | PLL maximum output frequency at CLKOUTPHY                                         | 2667                                                       | 2667  | 2400  | 2400  | MHz   |
| PLL_F <sub>OUTMIN</sub>        | PLL minimum output frequency at CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B <sup>5</sup> | 5.86                                                       | 5.86  | 5.86  | 5.86  | MHz   |
|                                | PLL minimum output frequency at CLKOUTPHY                                         | 2 x VCO mode: 1500, 1 x VCO mode: 750, 0.5 x VCO mode: 375 |       |       |       | MHz   |
| PLL_RST <sub>MINPULSE</sub>    | Minimum reset pulse width                                                         | 5.00                                                       | 5.00  | 5.00  | 5.00  | ns    |
| PLL_F <sub>PFDMAX</sub>        | Maximum frequency at the phase frequency detector                                 | 667.5                                                      | 667.5 | 667.5 | 667.5 | MHz   |
| PLL_F <sub>PFDMIN</sub>        | Minimum frequency at the phase frequency detector                                 | 70                                                         | 70    | 70    | 70    | MHz   |
| PLL_F <sub>BANDWIDTH</sub>     | PLL bandwidth at typical                                                          | 14                                                         | 14    | 14    | 14    | MHz   |
| PLL_F <sub>DPRCLK_MAX</sub>    | Maximum DRP clock frequency                                                       | 250                                                        | 250   | 250   | 250   | MHz   |

## Notes:

- The PLL does not filter typical spread-spectrum input clocks because they are usually far below the loop filter frequencies.
- The static offset is measured between any PLL outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
- Includes global clock buffer.
- Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.

## Device Pin-to-Pin Output Parameter Guidelines

The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

**Table 40: Global Clock Input to Output Delay Without MMCM (Near Clock Region)**

| Symbol                                                                                                | Description <sup>1</sup>                                                        | Device  | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       | Units |
|-------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|---------|-------------------------------------------------------|-------|------|-------|-------|
|                                                                                                       |                                                                                 |         | 0.90V                                                 | 0.85V |      | 0.72V |       |
|                                                                                                       |                                                                                 |         | -3                                                    | -2    | -1   | -2    |       |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM |                                                                                 |         |                                                       |       |      |       |       |
| T <sub>ICKOF</sub>                                                                                    | Global clock input and output flip-flop <i>without</i> MMCM (near clock region) | XCVU3P  | 4.41                                                  | 4.77  | 5.09 | 5.48  | ns    |
|                                                                                                       |                                                                                 | XCVU5P  | 4.41                                                  | 4.77  | 5.09 | 5.48  | ns    |
|                                                                                                       |                                                                                 | XCVU7P  | 4.41                                                  | 4.77  | 5.09 | 5.48  | ns    |
|                                                                                                       |                                                                                 | XCVU9P  | 4.41                                                  | 4.77  | 5.09 | 5.48  | ns    |
|                                                                                                       |                                                                                 | XCVU11P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XCVU13P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XCVU19P | N/A                                                   | 6.43  | 6.94 | N/A   | ns    |
|                                                                                                       |                                                                                 | XCVU23P | 6.02                                                  | 6.61  | 7.10 | 8.34  | ns    |
|                                                                                                       |                                                                                 | XCVU27P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XCVU29P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XCVU31P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XCVU33P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XCVU35P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XCVU37P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XCVU45P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XCVU47P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XCVU57P | 4.22                                                  | 4.59  | 4.90 | 5.27  | ns    |
|                                                                                                       |                                                                                 | XQVU3P  | N/A                                                   | 4.77  | 5.09 | 5.48  | ns    |
|                                                                                                       |                                                                                 | XQVU7P  | N/A                                                   | 4.77  | 5.09 | 5.48  | ns    |
|                                                                                                       |                                                                                 | XQVU11P | N/A                                                   | 4.59  | 4.90 | 5.27  | ns    |

### Notes:

- This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.

**Table 41: Global Clock Input to Output Delay Without MMCM (Far Clock Region)**

| Symbol                                                                                                | Description <sup>1</sup>                                                       | Device  | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       | Units |
|-------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|---------|-------------------------------------------------------|-------|------|-------|-------|
|                                                                                                       |                                                                                |         | 0.90V                                                 | 0.85V |      | 0.72V |       |
|                                                                                                       |                                                                                |         | -3                                                    | -2    | -1   | -2    |       |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM |                                                                                |         |                                                       |       |      |       |       |
| T <sub>ICKOF_FAR</sub>                                                                                | Global clock input and output flip-flop <i>without</i> MMCM (far clock region) | XCVU3P  | 4.90                                                  | 5.33  | 5.69 | 6.24  | ns    |
|                                                                                                       |                                                                                | XCVU5P  | 4.90                                                  | 5.33  | 5.69 | 6.24  | ns    |
|                                                                                                       |                                                                                | XCVU7P  | 4.90                                                  | 5.33  | 5.69 | 6.24  | ns    |
|                                                                                                       |                                                                                | XCVU9P  | 4.90                                                  | 5.33  | 5.69 | 6.24  | ns    |
|                                                                                                       |                                                                                | XCVU11P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XCVU13P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XCVU19P | N/A                                                   | 7.55  | 8.13 | N/A   | ns    |
|                                                                                                       |                                                                                | XCVU23P | 6.42                                                  | 7.07  | 7.61 | 9.12  | ns    |
|                                                                                                       |                                                                                | XCVU27P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XCVU29P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XCVU31P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XCVU33P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XCVU35P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XCVU37P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XCVU45P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XCVU47P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XCVU57P | 4.40                                                  | 4.79  | 5.11 | 5.54  | ns    |
|                                                                                                       |                                                                                | XQVU3P  | N/A                                                   | 5.33  | 5.69 | 6.24  | ns    |
|                                                                                                       |                                                                                | XQVU7P  | N/A                                                   | 5.33  | 5.69 | 6.24  | ns    |
|                                                                                                       |                                                                                | XQVU11P | N/A                                                   | 4.79  | 5.11 | 5.54  | ns    |

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.

Table 42: Global Clock Input to Output Delay With MMCM

| Symbol                                                                                             | Description <sup>1, 2</sup>                              | Device  | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       | Units |
|----------------------------------------------------------------------------------------------------|----------------------------------------------------------|---------|-------------------------------------------------------|-------|------|-------|-------|
|                                                                                                    |                                                          |         | 0.90V                                                 | 0.85V |      | 0.72V |       |
|                                                                                                    |                                                          |         | -3                                                    | -2    | -1   | -2    |       |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM |                                                          |         |                                                       |       |      |       |       |
| T <sub>ICKOFFMMCMCC</sub>                                                                          | Global clock input and output flip-flop <i>with</i> MMCM | XCVU3P  | 1.51                                                  | 1.80  | 1.94 | 1.80  | ns    |
|                                                                                                    |                                                          | XCVU5P  | 1.51                                                  | 1.80  | 1.94 | 1.80  | ns    |
|                                                                                                    |                                                          | XCVU7P  | 1.51                                                  | 1.80  | 1.94 | 1.80  | ns    |
|                                                                                                    |                                                          | XCVU9P  | 1.51                                                  | 1.80  | 1.94 | 1.80  | ns    |
|                                                                                                    |                                                          | XCVU11P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XCVU13P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XCVU19P | N/A                                                   | 2.39  | 2.60 | N/A   | ns    |
|                                                                                                    |                                                          | XCVU23P | 1.83                                                  | 2.15  | 2.34 | 2.87  | ns    |
|                                                                                                    |                                                          | XCVU27P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XCVU29P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XCVU31P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XCVU33P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XCVU35P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XCVU37P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XCVU45P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XCVU47P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XCVU57P | 1.29                                                  | 1.56  | 1.68 | 1.56  | ns    |
|                                                                                                    |                                                          | XQVU3P  | N/A                                                   | 1.80  | 1.94 | 1.80  | ns    |
|                                                                                                    |                                                          | XQVU7P  | N/A                                                   | 1.80  | 1.94 | 1.80  | ns    |
|                                                                                                    |                                                          | XQVU11P | N/A                                                   | 1.56  | 1.68 | 1.56  | ns    |

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
2. MMCM output jitter is already included in the timing calculation.

Table 43: Source Synchronous Output Characteristics (Component Mode)

| Description                                            | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |    |       | Units |
|--------------------------------------------------------|-------------------------------------------------------|-------|----|-------|-------|
|                                                        | 0.90V                                                 | 0.85V |    | 0.72V |       |
|                                                        | -3                                                    | -2    | -1 | -2    |       |
| T <sub>OUTPUT_LOGIC_DELAY_VARIATION</sub> <sup>1</sup> | 80                                                    |       |    |       | ps    |

**Notes:**

1. Delay mismatch across a transmit bus when using component mode output logic (ODDRE1, OSERDESE3) within a bank.

## Device Pin-to-Pin Input Parameter Guidelines

The pin-to-pin numbers in the following table are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

**Table 44: Global Clock Input Setup and Hold With 3.3V HD I/O Without MMCM**

| Symbol                                                                                                    | Description                                                           | Device | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |       |       | Units |    |
|-----------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------|--------|-------------------------------------------------------|-------|-------|-------|-------|----|
|                                                                                                           |                                                                       |        | 0.90V                                                 | 0.85V |       | 0.72V |       |    |
|                                                                                                           |                                                                       |        | -3                                                    | -2    | -1    | -2    |       |    |
| Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard. <sup>1, 2, 3</sup> |                                                                       |        |                                                       |       |       |       |       |    |
| T <sub>PSFD_VU19P</sub>                                                                                   | Global clock input and input flip-flop (or latch) <i>without</i> MMCM | Setup  | XCVU19P                                               | N/A   | −0.09 | −0.14 | N/A   | ns |
| T <sub>PHFD_VU19P</sub>                                                                                   |                                                                       | Hold   |                                                       | N/A   | 1.54  | 1.68  | N/A   | ns |
| T <sub>PSFD_VU23P</sub>                                                                                   |                                                                       | Setup  | XCVU23P                                               | 0.88  | 1.03  | 1.04  | 1.99  | ns |
| T <sub>PHFD_VU23P</sub>                                                                                   |                                                                       | Hold   |                                                       | 0.51  | 0.51  | 0.51  | 0.51  | ns |

### Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
- This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 45: Global Clock Input Setup and Hold With MMCM

| Symbol                                                                                                    | Description                                                 | Device | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |       |       | Units |    |
|-----------------------------------------------------------------------------------------------------------|-------------------------------------------------------------|--------|-------------------------------------------------------|-------|-------|-------|-------|----|
|                                                                                                           |                                                             |        | 0.90V                                                 | 0.85V |       | 0.72V |       |    |
|                                                                                                           |                                                             |        | -3                                                    | -2    | -1    | -2    |       |    |
| Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard. <sup>1, 2, 3</sup> |                                                             |        |                                                       |       |       |       |       |    |
| T <sub>PSMMCMCC_VU3P</sub>                                                                                | Global clock input and input flip-flop (or latch) with MMCM | Setup  | XCVU3P                                                | 1.86  | 1.86  | 1.99  | 1.86  | ns |
| T <sub>PHMMCMCC_VU3P</sub>                                                                                |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.17 | ns |
| T <sub>PSMMCMCC_VU5P</sub>                                                                                |                                                             | Setup  | XCVU5P                                                | 1.86  | 1.86  | 1.99  | 1.86  | ns |
| T <sub>PHMMCMCC_VU5P</sub>                                                                                |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.17 | ns |
| T <sub>PSMMCMCC_VU7P</sub>                                                                                |                                                             | Setup  | XCVU7P                                                | 1.86  | 1.86  | 1.99  | 1.86  | ns |
| T <sub>PHMMCMCC_VU7P</sub>                                                                                |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.17 | ns |
| T <sub>PSMMCMCC_VU9P</sub>                                                                                |                                                             | Setup  | XCVU9P                                                | 1.86  | 1.86  | 1.99  | 1.86  | ns |
| T <sub>PHMMCMCC_VU9P</sub>                                                                                |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.17 | ns |
| T <sub>PSMMCMCC_VU11P</sub>                                                                               |                                                             | Setup  | XCVU11P                                               | 1.91  | 1.92  | 2.05  | 1.92  | ns |
| T <sub>PHMMCMCC_VU11P</sub>                                                                               |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.18 | ns |
| T <sub>PSMMCMCC_VU13P</sub>                                                                               |                                                             | Setup  | XCVU13P                                               | 1.91  | 1.92  | 2.05  | 1.92  | ns |
| T <sub>PHMMCMCC_VU13P</sub>                                                                               |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.18 | ns |
| T <sub>PSMMCMCC_VU19P</sub>                                                                               |                                                             | Setup  | XCVU19P                                               | N/A   | 1.99  | 2.13  | N/A   | ns |
| T <sub>PHMMCMCC_VU19P</sub>                                                                               |                                                             | Hold   |                                                       | N/A   | -0.08 | -0.08 | N/A   | ns |
| T <sub>PSMMCMCC_VU23P</sub>                                                                               |                                                             | Setup  | XCVU23P                                               | 2.07  | 2.08  | 2.22  | 2.08  | ns |
| T <sub>PHMMCMCC_VU23P</sub>                                                                               |                                                             | Hold   |                                                       | -0.10 | -0.10 | -0.10 | -0.10 | ns |
| T <sub>PSMMCMCC_VU27P</sub>                                                                               |                                                             | Setup  | XCVU27P                                               | 1.91  | 1.92  | 2.05  | 1.92  | ns |
| T <sub>PHMMCMCC_VU27P</sub>                                                                               |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.18 | ns |
| T <sub>PSMMCMCC_VU29P</sub>                                                                               |                                                             | Setup  | XCVU29P                                               | 1.91  | 1.92  | 2.05  | 1.92  | ns |
| T <sub>PHMMCMCC_VU29P</sub>                                                                               |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.18 | ns |
| T <sub>PSMMCMCC_VU31P</sub>                                                                               |                                                             | Setup  | XCVU31P                                               | 1.91  | 1.92  | 2.05  | 1.92  | ns |
| T <sub>PHMMCMCC_VU31P</sub>                                                                               |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.18 | ns |
| T <sub>PSMMCMCC_VU33P</sub>                                                                               |                                                             | Setup  | XCVU33P                                               | 1.91  | 1.92  | 2.05  | 1.92  | ns |
| T <sub>PHMMCMCC_VU33P</sub>                                                                               |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.18 | ns |
| T <sub>PSMMCMCC_VU35P</sub>                                                                               |                                                             | Setup  | XCVU35P                                               | 1.91  | 1.92  | 2.05  | 1.92  | ns |
| T <sub>PHMMCMCC_VU35P</sub>                                                                               |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.18 | ns |
| T <sub>PSMMCMCC_VU37P</sub>                                                                               |                                                             | Setup  | XCVU37P                                               | 1.91  | 1.92  | 2.05  | 1.92  | ns |
| T <sub>PHMMCMCC_VU37P</sub>                                                                               |                                                             | Hold   |                                                       | -0.13 | -0.13 | -0.13 | -0.18 | ns |

Table 45: Global Clock Input Setup and Hold With MMCM (cont'd)

| Symbol                        | Description                                                          |       | Device  | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |       |       | Units |
|-------------------------------|----------------------------------------------------------------------|-------|---------|-------------------------------------------------------|-------|-------|-------|-------|
|                               |                                                                      |       |         | 0.90V                                                 | 0.85V |       | 0.72V |       |
|                               |                                                                      |       |         | -3                                                    | -2    | -1    | -2    |       |
| T <sub>PSMMCMCC_VU45P</sub>   | Global clock input and input flip-flop (or latch) with MMCM (cont'd) | Setup | XCVU45P | 1.91                                                  | 1.92  | 2.05  | 1.92  | ns    |
| T <sub>PHMMCMCC_VU45P</sub>   |                                                                      | Hold  |         | −0.13                                                 | −0.13 | −0.13 | −0.18 | ns    |
| T <sub>PSMMCMCC_VU47P</sub>   |                                                                      | Setup | XCVU47P | 1.91                                                  | 1.92  | 2.05  | 1.92  | ns    |
| T <sub>PHMMCMCC_VU47P</sub>   |                                                                      | Hold  |         | −0.13                                                 | −0.13 | −0.13 | −0.18 | ns    |
| T <sub>PSMMCMCC_VU57P</sub>   |                                                                      | Setup | XCVU57P | 1.91                                                  | 1.92  | 2.05  | 1.92  | ns    |
| T <sub>PHMMCMCC_VU57P</sub>   |                                                                      | Hold  |         | −0.15                                                 | −0.13 | −0.13 | −0.18 | ns    |
| T <sub>PSMMCMCC_XQVU3P</sub>  |                                                                      | Setup | XQVU3P  | N/A                                                   | 1.86  | 1.99  | 1.86  | ns    |
| T <sub>PHMMCMCC_XQVU3P</sub>  |                                                                      | Hold  |         | N/A                                                   | −0.13 | −0.13 | −0.17 | ns    |
| T <sub>PSMMCMCC_XQVU7P</sub>  |                                                                      | Setup | XQVU7P  | N/A                                                   | 1.86  | 1.99  | 1.86  | ns    |
| T <sub>PHMMCMCC_XQVU7P</sub>  |                                                                      | Hold  |         | N/A                                                   | −0.13 | −0.13 | −0.17 | ns    |
| T <sub>PSMMCMCC_XQVU11P</sub> |                                                                      | Setup | XQVU11P | N/A                                                   | 1.92  | 2.05  | 1.92  | ns    |
| T <sub>PHMMCMCC_XQVU11P</sub> |                                                                      | Hold  |         | N/A                                                   | −0.13 | −0.13 | −0.18 | ns    |

**Notes:**

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
- This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 46: Sampling Window

| Description                                | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |     |       | Units |
|--------------------------------------------|-------------------------------------------------------|-------|-----|-------|-------|
|                                            | 0.90V                                                 | 0.85V |     | 0.72V |       |
|                                            | -3                                                    | -2    | -1  | -2    |       |
| T <sub>SAMP_BUFG</sub> <sup>1</sup>        | 510                                                   | 610   | 610 | 610   | ps    |
| T <sub>SAMP_NATIVE_DPA</sub> <sup>2</sup>  | 100                                                   | 100   | 125 | 125   | ps    |
| T <sub>SAMP_NATIVE_BISC</sub> <sup>3</sup> | 60                                                    | 60    | 85  | 85    | ps    |

**Notes:**

- This parameter indicates the total sampling error of the Virtex UltraScale+ FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include: CLK0 MMCM jitter, MMCM accuracy (phase offset), and MMCM phase shift resolution. These measurements do not include package or clock tree skew.
- This parameter is the receive sampling error for RX\_BITSLICE when using dynamic phase alignment.
- This parameter is the receive sampling error for RX\_BITSLICE when using built-in self-calibration (BISC).

**Table 47: Input Logic Characteristics for Dynamic Phase Aligned Applications (Component Mode)**

| Description                                       | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |    |       | Units |
|---------------------------------------------------|-------------------------------------------------------|-------|----|-------|-------|
|                                                   | 0.90V                                                 | 0.85V |    | 0.72V |       |
|                                                   | -3                                                    | -2    | -1 | -2    |       |
| T <sub>INPUT_LOGIC_UNCERTAINTY</sub> <sup>1</sup> | 40                                                    |       |    |       | ps    |
| T <sub>CAL_ERROR</sub> <sup>2</sup>               | 24                                                    |       |    |       | ps    |

**Notes:**

1. Input\_logic\_uncertainty accounts for the setup/hold and any pattern dependent jitter for the input logic (input register, IDDRE1, or ISERDESE3).
2. Calibration error associated with quantization effects based on the IDELAY resolution. Calibration must be performed for each input pin to ensure optimal performance.

## Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for clock transmitter and receiver data-valid windows.

**Table 48: Package Skew**

| Symbol  | Description                  | Device  | Package  | Value | Units |
|---------|------------------------------|---------|----------|-------|-------|
| PKGSKEW | Package Skew <sup>1, 2</sup> | XCVU3P  | FFVC1517 | 197   | ps    |
|         |                              | XCVU5P  | FLVA2104 | 175   | ps    |
|         |                              |         | FLVB2104 | 225   | ps    |
|         |                              |         | FLVC2104 | 216   | ps    |
|         |                              | XCVU7P  | FLVA2104 | 175   | ps    |
|         |                              |         | FLVB2104 | 225   | ps    |
|         |                              |         | FLVC2104 | 216   | ps    |
|         |                              | XCVU9P  | FLGA2104 | 217   | ps    |
|         |                              |         | FLGB2104 | 275   | ps    |
|         |                              |         | FLGC2104 | 299   | ps    |
|         |                              |         | FSGD2104 | 229   | ps    |
|         |                              |         | FLGA2577 | 149   | ps    |
|         |                              | XCVU11P | FLGF1924 | 180   | ps    |
|         |                              |         | FLGB2104 | 216   | ps    |
|         |                              |         | FLGC2104 | 175   | ps    |
|         |                              |         | FSGD2104 | 224   | ps    |
|         |                              |         | FLGA2577 | 154   | ps    |
|         |                              | XCVU13P | FHGA2104 | 215   | ps    |
|         |                              |         | FHGB2104 | 259   | ps    |
|         |                              |         | FHGC2104 | 182   | ps    |
|         |                              |         | FIGD2104 | 198   | ps    |
|         |                              |         | FLGA2577 | 140   | ps    |



Table 48: Package Skew (cont'd)

| Symbol           | Description                           | Device  | Package  | Value | Units |
|------------------|---------------------------------------|---------|----------|-------|-------|
| PKGSKEW (cont'd) | Package Skew (cont'd) <sup>1, 2</sup> | XCVU19P | FSVA3824 | 323   | ps    |
|                  |                                       |         | FSVB3824 | 246   | ps    |
|                  |                                       | XCVU23P | VSVA1365 | 134   | ps    |
|                  |                                       |         | FSVJ1760 | 187   | ps    |
|                  |                                       | XCVU27P | FIGD2104 | 198   | ps    |
|                  |                                       |         | FSGA2577 | 139   | ps    |
|                  |                                       | XCVU29P | FIGD2104 | 198   | ps    |
|                  |                                       |         | FSGA2577 | 139   | ps    |
|                  |                                       | XCVU31P | FSVH1924 | 165   | ps    |
|                  |                                       | XCVU33P | FSVH2104 | 194   | ps    |
|                  |                                       | XCVU35P | FSVH2104 | 200   | ps    |
|                  |                                       |         | FSVH2892 | 241   | ps    |
|                  |                                       | XCVU37P | FSVH2892 | 278   | ps    |
|                  |                                       | XCVU45P | FSVH2104 | 200   | ps    |
|                  |                                       |         | FSVH2892 | 241   | ps    |
|                  |                                       | XCVU47P | FSVH2892 | 278   | ps    |
|                  |                                       | XCVU57P | FSVK2892 | 278   | ps    |
|                  |                                       | XQVU3P  | FFRC1517 | 176   | ps    |
|                  |                                       | XQVU7P  | FLRA2104 | 175   | ps    |
|                  |                                       |         | FLRB2104 | 224   | ps    |
|                  |                                       | XQVU11P | FLRC2104 | 174   | ps    |

**Notes:**

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
- Package delay information is available for these device/package combinations. This information can be used to deskew the package.

## GTY Transceiver Specifications

The *UltraScale Architecture and Product Data Sheet: Overview* ([DS890](#)) lists the Virtex UltraScale+ FPGAs that include the GTY transceivers.

## GTY Transceiver DC Input and Output Levels

[Table 49](#) summarizes the DC specifications of the GTY transceivers in Virtex UltraScale+ FPGAs. Consult the *UltraScale Architecture GTY Transceivers User Guide* ([UG578](#)) for further details.

Table 49: GTY Transceiver DC Specifications

| Symbol             | DC Parameter                                                  | Conditions               | Min | Typ | Max  | Units |
|--------------------|---------------------------------------------------------------|--------------------------|-----|-----|------|-------|
| DV <sub>PPIN</sub> | Differential peak-to-peak input voltage (external AC coupled) | >10.3125 Gb/s            | 150 | –   | 1250 | mV    |
|                    |                                                               | 6.6 Gb/s to 10.3125 Gb/s | 150 | –   | 1250 | mV    |
|                    |                                                               | ≤ 6.6 Gb/s               | 150 | –   | 2000 | mV    |


Table 49: GTY Transceiver DC Specifications (cont'd)

| Symbol        | DC Parameter                                                               | Conditions                                                  | Min                                                                                        | Typ               | Max           | Units    |
|---------------|----------------------------------------------------------------------------|-------------------------------------------------------------|--------------------------------------------------------------------------------------------|-------------------|---------------|----------|
| $V_{IN}$      | Single-ended input voltage. Voltage measured at the pin referenced to GND. | DC coupled $V_{MGTAVTT} = 1.2V$                             | -400                                                                                       | -                 | $V_{MGTAVTT}$ | mV       |
| $V_{CMIN}$    | Common mode input voltage                                                  | DC coupled $V_{MGTAVTT} = 1.2V$                             | -                                                                                          | $2/3 V_{MGTAVTT}$ | -             | mV       |
| $D_{VPPOUT}$  | Differential peak-to-peak output voltage <sup>1</sup>                      | Transmitter output swing is set to 11111                    | 800                                                                                        | -                 | -             | mV       |
| $V_{CMOUTDC}$ | Common mode output voltage: DC coupled (equation based)                    | When remote RX is terminated to GND                         | $V_{MGTAVTT}/2 - D_{VPPOUT}/4$                                                             |                   |               | mV       |
|               |                                                                            | When remote RX termination is floating                      | $V_{MGTAVTT} - D_{VPPOUT}/2$                                                               |                   |               | mV       |
|               |                                                                            | When remote RX is terminated to $V_{RX\_TERM}$ <sup>2</sup> | $V_{MGTAVTT} - \frac{D_{VPPOUT}}{4} - \left( \frac{V_{MGTAVTT} - V_{RX\_TERM}}{2} \right)$ |                   |               | mV       |
| $V_{CMOUTAC}$ | Common mode output voltage: AC coupled                                     | Equation based                                              | $V_{MGTAVTT} - D_{VPPOUT}/2$                                                               |                   |               | mV       |
| $R_{IN}$      | Differential input resistance                                              |                                                             | -                                                                                          | 100               | -             | $\Omega$ |
| $R_{OUT}$     | Differential output resistance                                             |                                                             | -                                                                                          | 100               | -             | $\Omega$ |
| $T_{OSKEW}$   | Transmitter output pair (TXP and TXN) intra-pair skew                      |                                                             | -                                                                                          | -                 | 10            | ps       |
| $C_{EXT}$     | Recommended external AC coupling capacitor <sup>3</sup>                    |                                                             | -                                                                                          | 100               | -             | nF       |

**Notes:**


1. The output swing and pre-emphasis levels are programmable using the GTY transceiver attributes discussed in the *UltraScale Architecture GTY Transceivers User Guide* (UG578) and can result in values lower than reported in this table.
2.  $V_{RX\_TERM}$  is the remote RX termination voltage.
3. Other values can be used as appropriate to conform to specific protocols and standards.

Figure 3: Single-Ended Peak-to-Peak Voltage



X16653-072117

Figure 4: Differential Peak-to-Peak Voltage



X16639-072117

The following tables summarize the DC specifications of the clock input/output levels of the GTY transceivers in Virtex UltraScale+ FPGAs. Consult the *UltraScale Architecture GTY Transceivers User Guide* (UG578) for further details.

Table 50: GTY Transceiver Clock DC Input Level Specification

| Symbol             | DC Parameter                            | Min | Typ | Max  | Units |
|--------------------|-----------------------------------------|-----|-----|------|-------|
| V <sub>IDIFF</sub> | Differential peak-to-peak input voltage | 250 | –   | 2000 | mV    |
| R <sub>IN</sub>    | Differential input resistance           | –   | 100 | –    | Ω     |
| C <sub>EXT</sub>   | Required external AC coupling capacitor | –   | 10  | –    | nF    |

Table 51: GTY Transceiver Clock Output Level Specification

| Symbol             | Description                                                 | Conditions                                   | Min | Typ | Max | Units |
|--------------------|-------------------------------------------------------------|----------------------------------------------|-----|-----|-----|-------|
| V <sub>OL</sub>    | Output Low voltage for P and N                              | R <sub>T</sub> = 100Ω across P and N signals | 100 | –   | 330 | mV    |
| V <sub>OH</sub>    | Output High voltage for P and N                             | R <sub>T</sub> = 100Ω across P and N signals | 500 | –   | 700 | mV    |
| V <sub>DDOUT</sub> | Differential output voltage (P–N), P = High (N–P), N = High | R <sub>T</sub> = 100Ω across P and N signals | 300 | –   | 430 | mV    |
| V <sub>CMOUT</sub> | Common mode voltage                                         | R <sub>T</sub> = 100Ω across P and N signals | 300 | –   | 500 | mV    |

## GTY Transceiver Switching Characteristics

Consult the *UltraScale Architecture GTY Transceivers User Guide* ([UG578](#)) for further information.

Table 52: GTY Transceiver Performance

| Symbol                  | Description                           | Output<br>Divider | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |                       |        |        |                        |        |                       | Units |      |
|-------------------------|---------------------------------------|-------------------|-------------------------------------------------------|--------|-----------------------|--------|--------|------------------------|--------|-----------------------|-------|------|
|                         |                                       |                   | 0.90V                                                 |        | 0.85V                 |        |        | 0.72V                  |        |                       |       |      |
|                         |                                       |                   | -3                                                    |        | -2                    |        | -1     |                        | -2     |                       |       |      |
| F <sub>GTMAX</sub>      | GTY maximum line rate                 |                   | 32.75 <sup>1, 2</sup>                                 |        | 28.21 <sup>1, 2</sup> |        |        | 25.785 <sup>1, 2</sup> |        | 28.21 <sup>1, 2</sup> |       | Gb/s |
| F <sub>GTMIN</sub>      | GTY minimum line rate                 |                   | 0.5                                                   |        | 0.5                   |        |        | 0.5                    |        | 0.5                   |       | Gb/s |
|                         |                                       |                   | Min                                                   | Max    | Min                   | Max    | Min    | Max                    | Min    | Max                   |       |      |
| F <sub>GTYCRANGE</sub>  | CPLL line rate<br>range <sup>3</sup>  | 1                 | 4.0                                                   | 12.5   | 4.0                   | 12.5   | 4.0    | 8.5                    | 4.0    | 12.5                  | Gb/s  |      |
|                         |                                       | 2                 | 2.0                                                   | 6.25   | 2.0                   | 6.25   | 2.0    | 4.25                   | 2.0    | 6.25                  | Gb/s  |      |
|                         |                                       | 4                 | 1.0                                                   | 3.125  | 1.0                   | 3.125  | 1.0    | 2.125                  | 1.0    | 3.125                 | Gb/s  |      |
|                         |                                       | 8                 | 0.5                                                   | 1.5625 | 0.5                   | 1.5625 | 0.5    | 1.0625                 | 0.5    | 1.5625                | Gb/s  |      |
|                         |                                       | 16                | N/A                                                   |        |                       |        |        |                        |        |                       |       | Gb/s |
|                         |                                       | 32                | N/A                                                   |        |                       |        |        |                        |        |                       |       | Gb/s |
|                         |                                       |                   | Min                                                   | Max    | Min                   | Max    | Min    | Max                    | Min    | Max                   |       |      |
| F <sub>GTYQRANGE1</sub> | QPLL0 line rate<br>range <sup>4</sup> | 1                 | 19.6                                                  | 32.75  | 19.6                  | 28.21  | 19.6   | 25.785                 | 19.6   | 28.21                 | Gb/s  |      |
|                         |                                       | 1                 | 9.8                                                   | 16.375 | 9.8                   | 16.375 | 9.8    | 16.375                 | 9.8    | 16.375                | Gb/s  |      |
|                         |                                       | 2                 | 4.9                                                   | 8.1875 | 4.9                   | 8.1875 | 4.9    | 8.1875                 | 4.9    | 8.1875                | Gb/s  |      |
|                         |                                       | 4                 | 2.45                                                  | 4.0938 | 2.45                  | 4.0938 | 2.45   | 4.0938                 | 2.45   | 4.0938                | Gb/s  |      |
|                         |                                       | 8                 | 1.225                                                 | 2.0469 | 1.225                 | 2.0469 | 1.225  | 2.0469                 | 1.225  | 2.0469                | Gb/s  |      |
|                         |                                       | 16                | 0.6125                                                | 1.0234 | 0.6125                | 1.0234 | 0.6125 | 1.0234                 | 0.6125 | 1.0234                | Gb/s  |      |

Table 52: GTY Transceiver Performance (cont'd)

| Symbol                   | Description                        | Output<br>Divider | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |       |        |      |        |       |        | Units |
|--------------------------|------------------------------------|-------------------|-------------------------------------------------------|--------|-------|--------|------|--------|-------|--------|-------|
|                          |                                    |                   | 0.90V                                                 |        | 0.85V |        |      |        | 0.72V |        |       |
|                          |                                    |                   | -3                                                    |        | -2    |        | -1   |        | -2    |        |       |
|                          |                                    |                   | Min                                                   | Max    | Min   | Max    | Min  | Max    | Min   | Max    |       |
| F <sub>GTYQRANGE2</sub>  | QPLL1 line rate range <sup>5</sup> | 1                 | 16.0                                                  | 26.0   | 16.0  | 26.0   | 16.0 | 25.785 | 16.0  | 26.0   | Gb/s  |
|                          |                                    | 1                 | 8.0                                                   | 13.0   | 8.0   | 13.0   | 8.0  | 12.5   | 8.0   | 13.0   | Gb/s  |
|                          |                                    | 2                 | 4.0                                                   | 6.5    | 4.0   | 6.5    | 4.0  | 6.5    | 4.0   | 6.5    | Gb/s  |
|                          |                                    | 4                 | 2.0                                                   | 3.25   | 2.0   | 3.25   | 2.0  | 3.25   | 2.0   | 3.25   | Gb/s  |
|                          |                                    | 8                 | 1.0                                                   | 1.625  | 1.0   | 1.625  | 1.0  | 1.625  | 1.0   | 1.625  | Gb/s  |
|                          |                                    | 16                | 0.5                                                   | 0.8125 | 0.5   | 0.8125 | 0.5  | 0.8125 | 0.5   | 0.8125 | Gb/s  |
|                          |                                    |                   | Min                                                   | Max    | Min   | Max    | Min  | Max    | Min   | Max    |       |
| F <sub>CPLL</sub> RANGE  | CPLL frequency range               |                   | 2.0                                                   | 6.25   | 2.0   | 6.25   | 2.0  | 4.25   | 2.0   | 6.25   | GHz   |
| F <sub>QPLL0</sub> RANGE | QPLL0 frequency range              |                   | 9.8                                                   | 16.375 | 9.8   | 16.375 | 9.8  | 16.375 | 9.8   | 16.375 | GHz   |
| F <sub>QPLL1</sub> RANGE | QPLL1 frequency range              |                   | 8.0                                                   | 13.0   | 8.0   | 13.0   | 8.0  | 13.0   | 8.0   | 13.0   | GHz   |

**Notes:**

1. XCVU23P devices in the VSVA1365 package have a maximum GTY transceiver line rate of 25.785 Gb/s in GTY Quad 231 and a maximum GTY transceiver line rate of 16.3 Gb/s in the other GTY Quads.
2. XCVU11P devices in the FLGF1924 package have a maximum GTY transceiver line rate of 16.3 Gb/s.
3. The values listed are the rounded results of the calculated equation  $(2 \times \text{CPLL\_Frequency}) / \text{Output\_Divider}$ .
4. The values listed are the rounded results of the calculated equation  $(\text{QPLL0\_Frequency} \times \text{RATE}) / \text{Output\_Divider}$  where RATE is 1 when QPLL0\_CLKOUT\_RATE is set to HALF and 2 if QPLL0\_CLKOUT\_RATE is set to FULL.
5. The values listed are the rounded results of the calculated equation  $(\text{QPLL1\_Frequency} \times \text{RATE}) / \text{Output\_Divider}$  where RATE is 1 when QPLL1\_CLKOUT\_RATE is set to HALF and 2 if QPLL1\_CLKOUT\_RATE is set to FULL.

Table 53: GTY Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol                 | Description                 | All Speed Grades | Units |
|------------------------|-----------------------------|------------------|-------|
| F <sub>GTYDRPCLK</sub> | GTYDRPCLK maximum frequency | 250              | MHz   |

Table 54: GTY Transceiver Reference Clock Switching Characteristics

| Symbol            | Description                     | Conditions           | All Speed Grades |     |     | Units |
|-------------------|---------------------------------|----------------------|------------------|-----|-----|-------|
|                   |                                 |                      | Min              | Typ | Max |       |
| F <sub>GCLK</sub> | Reference clock frequency range |                      | 60               | –   | 820 | MHz   |
| T <sub>RCLK</sub> | Reference clock rise time       | 20% – 80%            | –                | 200 | –   | ps    |
| T <sub>FCLK</sub> | Reference clock fall time       | 80% – 20%            | –                | 200 | –   | ps    |
| T <sub>DREF</sub> | Reference clock duty cycle      | Transceiver PLL only | 40               | 50  | 60  | %     |

**Table 55: GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask**

| Symbol                      | Description <sup>1, 2</sup>                                                          | Offset Frequency | Min | Typ | Max  | Units  |
|-----------------------------|--------------------------------------------------------------------------------------|------------------|-----|-----|------|--------|
| QPLL <sub>REFCLK</sub> MASK | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 156.25 MHz | 10 kHz           | –   | –   | –112 | dBc/Hz |
|                             |                                                                                      | 100 kHz          | –   | –   | –128 |        |
|                             |                                                                                      | 1 MHz            | –   | –   | –145 |        |
|                             | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz  | 10 kHz           | –   | –   | –103 | dBc/Hz |
|                             |                                                                                      | 100 kHz          | –   | –   | –123 |        |
|                             |                                                                                      | 1 MHz            | –   | –   | –143 |        |
|                             | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 625 MHz    | 10 kHz           | –   | –   | –98  | dBc/Hz |
|                             |                                                                                      | 100 kHz          | –   | –   | –117 |        |
|                             |                                                                                      | 1 MHz            | –   | –   | –140 |        |
| CPLL <sub>REFCLK</sub> MASK | CPLL reference clock select phase noise mask at REFCLK frequency = 156.25 MHz        | 10 kHz           | –   | –   | –112 | dBc/Hz |
|                             |                                                                                      | 100 kHz          | –   | –   | –128 |        |
|                             |                                                                                      | 1 MHz            | –   | –   | –145 |        |
|                             |                                                                                      | 50 MHz           | –   | –   | –145 |        |
|                             | CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz         | 10 kHz           | –   | –   | –103 | dBc/Hz |
|                             |                                                                                      | 100 kHz          | –   | –   | –123 |        |
|                             |                                                                                      | 1 MHz            | –   | –   | –143 |        |
|                             |                                                                                      | 50 MHz           | –   | –   | –145 |        |
|                             | CPLL reference clock select phase noise mask at REFCLK frequency = 625 MHz           | 10 kHz           | –   | –   | –98  | dBc/Hz |
|                             |                                                                                      | 100 kHz          | –   | –   | –117 |        |
|                             |                                                                                      | 1 MHz            | –   | –   | –140 |        |
|                             |                                                                                      | 50 MHz           | –   | –   | –144 |        |

**Notes:**

- For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.
- This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol, e.g., PCIe.

**Table 56: GTY Transceiver PLL/Lock Time Adaptation**

| Symbol             | Description                                                                                            | Conditions                                                                                                                                        | All Speed Grades |        |                       | Units |
|--------------------|--------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------|-----------------------|-------|
|                    |                                                                                                        |                                                                                                                                                   | Min              | Typ    | Max                   |       |
| T <sub>LOCK</sub>  | Initial PLL lock.                                                                                      |                                                                                                                                                   | –                | –      | 1                     | ms    |
| T <sub>DLOCK</sub> | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE)             | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | –                | 50,000 | 37 x 10 <sup>6</sup>  | UI    |
|                    | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled |                                                                                                                                                   | –                | 50,000 | 2.3 x 10 <sup>6</sup> | UI    |

Table 57: GTY Transceiver User Clock Switching Characteristics

| Symbol                    | Description <sup>1</sup>                             | Data Width Conditions (Bit) |                    | Speed Grade and V <sub>CCINT</sub> Operating Voltages |         |                 |         | Units |
|---------------------------|------------------------------------------------------|-----------------------------|--------------------|-------------------------------------------------------|---------|-----------------|---------|-------|
|                           |                                                      |                             |                    | 0.90V                                                 | 0.85V   |                 | 0.72V   |       |
|                           |                                                      | Internal Logic              | Interconnect Logic | -3                                                    | -2      | -1 <sup>2</sup> | -2      |       |
| F <sub>TXOUTPMA</sub>     | TXOUTCLK maximum frequency sourced from OUTCLKPMA    |                             |                    | 511.719                                               | 511.719 | 402.891         | 402.832 | MHz   |
| F <sub>RXOUTPMA</sub>     | RXOUTCLK maximum frequency sourced from OUTCLKPMA    |                             |                    | 511.719                                               | 511.719 | 402.891         | 402.832 | MHz   |
| F <sub>TXOUTPROGDIV</sub> | TXOUTCLK maximum frequency sourced from TXPROGDIVCLK |                             |                    | 511.719                                               | 511.719 | 511.719         | 511.719 | MHz   |
| F <sub>RXOUTPROGDIV</sub> | RXOUTCLK maximum frequency sourced from RXPROGDIVCLK |                             |                    | 511.719                                               | 511.719 | 511.719         | 511.719 | MHz   |
| F <sub>TXIN</sub>         | TXUSRCLK <sup>3</sup> maximum frequency              | 16                          | 16, 32             | 511.719                                               | 511.719 | 390.625         | 390.625 | MHz   |
|                           |                                                      | 32                          | 32, 64             | 511.719                                               | 511.719 | 390.625         | 390.625 | MHz   |
|                           |                                                      | 64                          | 64, 128            | 511.719                                               | 440.781 | 402.891         | 402.832 | MHz   |
|                           |                                                      | 20                          | 20, 40             | 409.375                                               | 409.375 | 312.500         | 312.500 | MHz   |
|                           |                                                      | 40                          | 40, 80             | 409.375                                               | 409.375 | 312.500         | 350.000 | MHz   |
|                           |                                                      | 80                          | 80, 160            | 409.375                                               | 352.625 | 322.313         | 352.625 | MHz   |
| F <sub>RXIN</sub>         | RXUSRCLK <sup>3</sup> maximum frequency              | 16                          | 16, 32             | 511.719                                               | 511.719 | 390.625         | 390.625 | MHz   |
|                           |                                                      | 32                          | 32, 64             | 511.719                                               | 511.719 | 390.625         | 390.625 | MHz   |
|                           |                                                      | 64                          | 64, 128            | 511.719                                               | 440.781 | 402.891         | 402.832 | MHz   |
|                           |                                                      | 20                          | 20, 40             | 409.375                                               | 409.375 | 312.500         | 312.500 | MHz   |
|                           |                                                      | 40                          | 40, 80             | 409.375                                               | 409.375 | 312.500         | 350.000 | MHz   |
|                           |                                                      | 80                          | 80, 160            | 409.375                                               | 352.625 | 322.313         | 352.625 | MHz   |
| F <sub>TXIN2</sub>        | TXUSRCLK2 <sup>3</sup> maximum frequency             | 16                          | 16                 | 511.719                                               | 511.719 | 390.625         | 390.625 | MHz   |
|                           |                                                      | 16                          | 32                 | 255.859                                               | 255.859 | 195.313         | 195.313 | MHz   |
|                           |                                                      | 32                          | 32                 | 511.719                                               | 511.719 | 390.625         | 390.625 | MHz   |
|                           |                                                      | 32                          | 64                 | 255.859                                               | 255.859 | 195.313         | 195.313 | MHz   |
|                           |                                                      | 64                          | 64                 | 511.719                                               | 440.781 | 402.891         | 402.832 | MHz   |
|                           |                                                      | 64                          | 128                | 255.859                                               | 220.391 | 201.445         | 201.416 | MHz   |
|                           |                                                      | 20                          | 20                 | 409.375                                               | 409.375 | 312.500         | 312.500 | MHz   |
|                           |                                                      | 20                          | 40                 | 204.688                                               | 204.688 | 156.250         | 156.250 | MHz   |
|                           |                                                      | 40                          | 40                 | 409.375                                               | 409.375 | 312.500         | 350.000 | MHz   |
|                           |                                                      | 40                          | 80                 | 204.688                                               | 204.688 | 156.250         | 175.000 | MHz   |
|                           |                                                      | 80                          | 80                 | 409.375                                               | 352.625 | 322.313         | 352.625 | MHz   |
|                           |                                                      | 80                          | 160                | 204.688                                               | 176.313 | 161.156         | 176.313 | MHz   |

Table 57: GTY Transceiver User Clock Switching Characteristics (cont'd)

| Symbol             | Description <sup>1</sup>                 | Data Width Conditions (Bit) |                    | Speed Grade and V <sub>CCINT</sub> Operating Voltages |         |                 |         | Units |
|--------------------|------------------------------------------|-----------------------------|--------------------|-------------------------------------------------------|---------|-----------------|---------|-------|
|                    |                                          |                             |                    | 0.90V                                                 | 0.85V   |                 | 0.72V   |       |
|                    |                                          | Internal Logic              | Interconnect Logic | -3                                                    | -2      | -1 <sup>2</sup> | -2      |       |
| F <sub>RXIN2</sub> | RXUSRCLK2 <sup>3</sup> maximum frequency | 16                          | 16                 | 511.719                                               | 511.719 | 390.625         | 390.625 | MHz   |
|                    |                                          | 16                          | 32                 | 255.859                                               | 255.859 | 195.313         | 195.313 | MHz   |
|                    |                                          | 32                          | 32                 | 511.719                                               | 511.719 | 390.625         | 390.625 | MHz   |
|                    |                                          | 32                          | 64                 | 255.859                                               | 255.859 | 195.313         | 195.313 | MHz   |
|                    |                                          | 64                          | 64                 | 511.719                                               | 440.781 | 402.891         | 402.832 | MHz   |
|                    |                                          | 64                          | 128                | 255.859                                               | 220.391 | 201.445         | 201.416 | MHz   |
|                    |                                          | 20                          | 20                 | 409.375                                               | 409.375 | 312.500         | 312.500 | MHz   |
|                    |                                          | 20                          | 40                 | 204.688                                               | 204.688 | 156.250         | 156.250 | MHz   |
|                    |                                          | 40                          | 40                 | 409.375                                               | 409.375 | 312.500         | 350.000 | MHz   |
|                    |                                          | 40                          | 80                 | 204.688                                               | 204.688 | 156.250         | 175.000 | MHz   |
|                    |                                          | 80                          | 80                 | 409.375                                               | 352.625 | 322.313         | 352.625 | MHz   |
|                    |                                          | 80                          | 160                | 204.688                                               | 176.313 | 161.156         | 176.313 | MHz   |

**Notes:**

1. Clocking must be implemented as described in the *UltraScale Architecture GTY Transceivers User Guide* (UG578).
2. For the speed grades -1E, -1I, and -1M, only a 64- or 80-bit internal data path can be used for line rates above 12.5 Gb/s.
3. When the gearbox is used, these maximums refer to the XCLK. For more information, see the Valid Data Width Combinations for TX Asynchronous Gearbox table in the *UltraScale Architecture GTY Transceivers User Guide* (UG578).

Table 58: GTY Transceiver Transmitter Switching Characteristics

| Symbol               | Description                          | Condition   | Min   | Typ | Max                 | Units |
|----------------------|--------------------------------------|-------------|-------|-----|---------------------|-------|
| F <sub>GTYTX</sub>   | Serial data rate range               |             | 0.500 | –   | F <sub>GTYMAX</sub> | Gb/s  |
| T <sub>RTX</sub>     | TX rise time                         | 20%–80%     | –     | 21  | –                   | ps    |
| T <sub>FTX</sub>     | TX fall time                         | 80%–20%     | –     | 21  | –                   | ps    |
| T <sub>LLSKEW</sub>  | TX lane-to-lane skew <sup>1</sup>    |             | –     | –   | 500.00              | ps    |
| T <sub>J32.75</sub>  | Total jitter <sup>2, 4</sup>         | 32.75 Gb/s  | –     | –   | 0.35                | UI    |
| D <sub>J32.75</sub>  | Deterministic jitter <sup>2, 4</sup> |             | –     | –   | 0.19                | UI    |
| T <sub>J28.21</sub>  | Total jitter <sup>2, 4</sup>         | 28.21 Gb/s  | –     | –   | 0.28                | UI    |
| D <sub>J28.21</sub>  | Deterministic jitter <sup>2, 4</sup> |             | –     | –   | 0.17                | UI    |
| T <sub>J16.375</sub> | Total jitter <sup>2, 4</sup>         | 16.375 Gb/s | –     | –   | 0.28                | UI    |
| D <sub>J16.375</sub> | Deterministic jitter <sup>2, 4</sup> |             | –     | –   | 0.17                | UI    |
| T <sub>J15.0</sub>   | Total jitter <sup>2, 4</sup>         | 15.0 Gb/s   | –     | –   | 0.28                | UI    |
| D <sub>J15.0</sub>   | Deterministic jitter <sup>2, 4</sup> |             | –     | –   | 0.17                | UI    |
| T <sub>J14.1</sub>   | Total jitter <sup>2, 4</sup>         | 14.1 Gb/s   | –     | –   | 0.28                | UI    |
| D <sub>J14.1</sub>   | Deterministic jitter <sup>2, 4</sup> |             | –     | –   | 0.17                | UI    |
| T <sub>J14.1</sub>   | Total jitter <sup>2, 4</sup>         | 14.025 Gb/s | –     | –   | 0.28                | UI    |
| D <sub>J14.1</sub>   | Deterministic jitter <sup>2, 4</sup> |             | –     | –   | 0.17                | UI    |

Table 58: GTY Transceiver Transmitter Switching Characteristics (cont'd)

| Symbol                     | Description                          | Condition              | Min | Typ | Max  | Units |
|----------------------------|--------------------------------------|------------------------|-----|-----|------|-------|
| T <sub>J13.1</sub>         | Total jitter <sup>2, 4</sup>         | 13.1 Gb/s              | –   | –   | 0.28 | UI    |
| D <sub>J13.1</sub>         | Deterministic jitter <sup>2, 4</sup> |                        | –   | –   | 0.17 | UI    |
| T <sub>J12.5_QPLL</sub>    | Total jitter <sup>2, 4</sup>         | 12.5 Gb/s              | –   | –   | 0.28 | UI    |
| D <sub>J12.5_QPLL</sub>    | Deterministic jitter <sup>2, 4</sup> |                        | –   | –   | 0.17 | UI    |
| T <sub>J12.5_CPLL</sub>    | Total jitter <sup>3, 4</sup>         | 12.5 Gb/s              | –   | –   | 0.33 | UI    |
| D <sub>J12.5_CPLL</sub>    | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.17 | UI    |
| T <sub>J11.3_QPLL</sub>    | Total jitter <sup>2, 4</sup>         | 11.3 Gb/s              | –   | –   | 0.28 | UI    |
| D <sub>J11.3_QPLL</sub>    | Deterministic jitter <sup>2, 4</sup> |                        | –   | –   | 0.17 | UI    |
| T <sub>J10.3125_QPLL</sub> | Total jitter <sup>2, 4</sup>         | 10.3125 Gb/s           | –   | –   | 0.28 | UI    |
| D <sub>J10.3125_QPLL</sub> | Deterministic jitter <sup>2, 4</sup> |                        | –   | –   | 0.17 | UI    |
| T <sub>J10.3125_CPLL</sub> | Total jitter <sup>3, 4</sup>         | 10.3125 Gb/s           | –   | –   | 0.33 | UI    |
| D <sub>J10.3125_CPLL</sub> | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.17 | UI    |
| T <sub>J9.953_QPLL</sub>   | Total jitter <sup>2, 4</sup>         | 9.953 Gb/s             | –   | –   | 0.28 | UI    |
| D <sub>J9.953_QPLL</sub>   | Deterministic jitter <sup>2, 4</sup> |                        | –   | –   | 0.17 | UI    |
| T <sub>J9.953_CPLL</sub>   | Total jitter <sup>3, 4</sup>         | 9.953 Gb/s             | –   | –   | 0.33 | UI    |
| D <sub>J9.953_CPLL</sub>   | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.17 | UI    |
| T <sub>J8.0</sub>          | Total jitter <sup>3, 4</sup>         | 8.0 Gb/s               | –   | –   | 0.32 | UI    |
| D <sub>J8.0</sub>          | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.17 | UI    |
| T <sub>J6.6</sub>          | Total jitter <sup>3, 4</sup>         | 6.6 Gb/s               | –   | –   | 0.30 | UI    |
| D <sub>J6.6</sub>          | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.15 | UI    |
| T <sub>J5.0</sub>          | Total jitter <sup>3, 4</sup>         | 5.0 Gb/s               | –   | –   | 0.30 | UI    |
| D <sub>J5.0</sub>          | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.15 | UI    |
| T <sub>J4.25</sub>         | Total jitter <sup>3, 4</sup>         | 4.25 Gb/s              | –   | –   | 0.30 | UI    |
| D <sub>J4.25</sub>         | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.15 | UI    |
| T <sub>J3.20</sub>         | Total jitter <sup>3, 4</sup>         | 3.20 Gb/s <sup>5</sup> | –   | –   | 0.20 | UI    |
| D <sub>J3.20</sub>         | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.10 | UI    |
| T <sub>J2.5</sub>          | Total jitter <sup>3, 4</sup>         | 2.5 Gb/s <sup>6</sup>  | –   | –   | 0.20 | UI    |
| D <sub>J2.5</sub>          | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.10 | UI    |
| T <sub>J1.25</sub>         | Total jitter <sup>3, 4</sup>         | 1.25 Gb/s <sup>7</sup> | –   | –   | 0.15 | UI    |
| D <sub>J1.25</sub>         | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.06 | UI    |
| T <sub>J500</sub>          | Total jitter <sup>3, 4</sup>         | 500 Mb/s <sup>8</sup>  | –   | –   | 0.10 | UI    |
| D <sub>J500</sub>          | Deterministic jitter <sup>3, 4</sup> |                        | –   | –   | 0.03 | UI    |

**Notes:**

- Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTY Quad) at maximum line rate.
- Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of 10<sup>-12</sup>.
- CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.
- CPLL frequency at 2.0 GHz and TXOUT\_DIV = 8.



Table 59: GTY Transceiver Receiver Switching Characteristics

| Symbol                                             | Description                                      | Condition                           | Min   | Typ | Max                 | Units |
|----------------------------------------------------|--------------------------------------------------|-------------------------------------|-------|-----|---------------------|-------|
| F <sub>GTYRX</sub>                                 | Serial data rate                                 |                                     | 0.500 | –   | F <sub>GTYMAX</sub> | Gb/s  |
| R <sub>XSSST</sub>                                 | Receiver spread-spectrum tracking <sup>1</sup>   | Modulated at 33 kHz                 | –5000 | –   | 0                   | ppm   |
| R <sub>XRL</sub>                                   | Run length (CID)                                 |                                     | –     | –   | 256                 | UI    |
| R <sub>XPPMTOL</sub>                               | Data/REFCLK PPM offset tolerance                 | Bit rates ≤ 6.6 Gb/s                | –1250 | –   | 1250                | ppm   |
|                                                    |                                                  | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | –700  | –   | 700                 | ppm   |
|                                                    |                                                  | Bit rates > 8.0 Gb/s                | –200  | –   | 200                 | ppm   |
| SJ Jitter Tolerance <sup>2</sup>                   |                                                  |                                     |       |     |                     |       |
| J <sub>T_SJ32.75</sub>                             | Sinusoidal jitter (QPLL) <sup>3</sup>            | 32.75 Gb/s                          | 0.25  | –   | –                   | UI    |
| J <sub>T_SJ28.21</sub>                             | Sinusoidal jitter (QPLL) <sup>3</sup>            | 28.21 Gb/s                          | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ16.375</sub>                            | Sinusoidal jitter (QPLL) <sup>3</sup>            | 16.375 Gb/s                         | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ15.0</sub>                              | Sinusoidal jitter (QPLL) <sup>3</sup>            | 15.0 Gb/s                           | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ14.1</sub>                              | Sinusoidal jitter (QPLL) <sup>3</sup>            | 14.1 Gb/s                           | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ13.1</sub>                              | Sinusoidal jitter (QPLL) <sup>3</sup>            | 13.1 Gb/s                           | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ12.5</sub>                              | Sinusoidal jitter (QPLL) <sup>3</sup>            | 12.5 Gb/s                           | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ11.3</sub>                              | Sinusoidal jitter (QPLL) <sup>3</sup>            | 11.3 Gb/s                           | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ10.32_QPLL</sub>                        | Sinusoidal jitter (QPLL) <sup>3</sup>            | 10.32 Gb/s                          | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ10.32_CPLL</sub>                        | Sinusoidal jitter (CPLL) <sup>3</sup>            | 10.32 Gb/s                          | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ9.953_QPLL</sub>                        | Sinusoidal jitter (QPLL) <sup>3</sup>            | 9.953 Gb/s                          | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ9.953_CPLL</sub>                        | Sinusoidal jitter (CPLL) <sup>3</sup>            | 9.953 Gb/s                          | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ8.0</sub>                               | Sinusoidal jitter (CPLL) <sup>3</sup>            | 8.0 Gb/s                            | 0.42  | –   | –                   | UI    |
| J <sub>T_SJ6.6</sub>                               | Sinusoidal jitter (CPLL) <sup>3</sup>            | 6.6 Gb/s                            | 0.44  | –   | –                   | UI    |
| J <sub>T_SJ5.0</sub>                               | Sinusoidal jitter (CPLL) <sup>3</sup>            | 5.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| J <sub>T_SJ4.25</sub>                              | Sinusoidal jitter (CPLL) <sup>3</sup>            | 4.25 Gb/s                           | 0.44  | –   | –                   | UI    |
| J <sub>T_SJ3.2</sub>                               | Sinusoidal jitter (CPLL) <sup>3</sup>            | 3.2 Gb/s <sup>4</sup>               | 0.45  | –   | –                   | UI    |
| J <sub>T_SJ2.5</sub>                               | Sinusoidal jitter (CPLL) <sup>3</sup>            | 2.5 Gb/s <sup>5</sup>               | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ1.25</sub>                              | Sinusoidal jitter (CPLL) <sup>3</sup>            | 1.25 Gb/s <sup>6</sup>              | 0.30  | –   | –                   | UI    |
| J <sub>T_SJ500</sub>                               | Sinusoidal jitter (CPLL) <sup>3</sup>            | 500 Mb/s <sup>7</sup>               | 0.30  | –   | –                   | UI    |
| SJ Jitter Tolerance with Stressed Eye <sup>2</sup> |                                                  |                                     |       |     |                     |       |
| J <sub>T_TJSE3.2</sub>                             | Total jitter with stressed eye <sup>8</sup>      | 3.2 Gb/s                            | 0.70  | –   | –                   | UI    |
| J <sub>T_TJSE6.6</sub>                             |                                                  | 6.6 Gb/s                            | 0.70  | –   | –                   | UI    |
| J <sub>T_SJSE3.2</sub>                             | Sinusoidal jitter with stressed eye <sup>8</sup> | 3.2 Gb/s                            | 0.10  | –   | –                   | UI    |
| J <sub>T_SJSE6.6</sub>                             |                                                  | 6.6 Gb/s                            | 0.10  | –   | –                   | UI    |

**Notes:**

- Using RXOUT\_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of 10<sup>–12</sup>.
- The frequency of the injected sinusoidal jitter is 80 MHz.
- CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- CPLL frequency at 2.0 GHz and RXOUT\_DIV = 8.
- Composite jitter with RX equalizer enabled. DFE disabled.

## GTY Transceiver Electrical Compliance

The *UltraScale Architecture GTY Transceivers User Guide* ([UG578](#)) contains recommended use modes that ensure compliance for the protocols listed in the following table. The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

**Table 60: GTY Transceiver Protocol List**

| Protocol                      | Specification                                    | Serial Rate (Gb/s) | Electrical Compliance  |
|-------------------------------|--------------------------------------------------|--------------------|------------------------|
| CAUI-4                        | IEEE 802.3-2012                                  | 25.78125           | Compliant              |
| 28 Gb/s backplane             | CEI-25G-LR                                       | 25–28.05           | Compliant              |
| Interlaken                    | OIF-CEI-6G, OIF-CEI-11GSR, OIF-CEI-28G-MR        | 4.25–25.78125      | Compliant              |
| 100GBASE-KR4                  | IEEE 802.3bj-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>1</sup> |
| 100GBASE-CR4                  | IEEE 802.3bj-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>1</sup> |
| 50GBASE-KR4                   | IEEE 802.3by-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>1</sup> |
| 50GBASE-CR4                   | IEEE 802.3by-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>1</sup> |
| 25GBASE-KR4                   | IEEE 802.3by-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>1</sup> |
| 25GBASE-CR4                   | IEEE 802.3by-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>1</sup> |
| OTU4 (OTL4.4) CFP2            | OIF-CEI-28G-VSR                                  | 27.952493–32.75    | Compliant              |
| OTU4 (OTL4.4) CFP             | OIF-CEI-11G-MR                                   | 11.18–13.1         | Compliant              |
| CAUI-10                       | IEEE 802.3-2012                                  | 10.3125            | Compliant              |
| nPPI                          | IEEE 802.3-2012                                  | 10.3125            | Compliant              |
| 10GBASE-KR <sup>2</sup>       | IEEE 802.3-2012                                  | 10.3125            | Compliant              |
| SFP+                          | SFF-8431 (SR and LR)                             | 9.95328–11.10      | Compliant              |
| XFP                           | INF-8077i, revision 4.5                          | 10.3125            | Compliant              |
| RXAUI                         | CEI-6G-SR                                        | 6.25               | Compliant              |
| XAUI                          | IEEE 802.3-2012                                  | 3.125              | Compliant              |
| 1000BASE-X                    | IEEE 802.3-2012                                  | 1.25               | Compliant              |
| 5.0G Ethernet                 | IEEE 802.3bx (PAR)                               | 5                  | Compliant              |
| 2.5G Ethernet                 | IEEE 802.3bx (PAR)                               | 2.5                | Compliant              |
| HiGig, HiGig+, HiGig2         | IEEE 802.3-2012                                  | 3.74, 6.6          | Compliant              |
| QSGMII                        | QSGMII v1.2 (Cisco System, ENG-46158)            | 5                  | Compliant              |
| OTU2                          | ITU G.8251                                       | 10.709225          | Compliant              |
| OTU4 (OTL4.10)                | OIF-CEI-11G-SR                                   | 11.180997          | Compliant              |
| OC-3/12/48/192                | GR-253-CORE                                      | 0.1555–9.956       | Compliant              |
| PCIe Gen1, 2, 3               | PCI Express base 3.0                             | 2.5, 5.0, and 8.0  | Compliant              |
| SDI <sup>3</sup>              | SMPTE 424M-2006                                  | 0.27–2.97          | Compliant              |
| UHD-SDI <sup>3</sup>          | SMPTE ST-2081 6G, SMPTE ST-2082 12G              | 6 and 12           | Compliant              |
| Hybrid memory cube (HMC)      | HMC-15G-SR                                       | 10, 12.5, and 15.0 | Compliant              |
| MoSys bandwidth engine        | CEI-11-SR and CEI-11-SR (overclocked)            | 10.3125, 15.5      | Compliant              |
| CPRI                          | CPRI_v_6_1_2014-07-01                            | 0.6144–12.165      | Compliant              |
| Passive optical network (PON) | 10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON | 0.155–10.3125      | Compliant              |
| JESD204a/b                    | OIF-CEI-6G, OIF-CEI-11G                          | 3.125–12.5         | Compliant              |
| Serial RapidIO                | RapidIO specification 3.1                        | 1.25–10.3125       | Compliant              |

**Table 60: GTY Transceiver Protocol List (cont'd)**

| Protocol        | Specification                         | Serial Rate (Gb/s) | Electrical Compliance  |
|-----------------|---------------------------------------|--------------------|------------------------|
| DisplayPort     | DP 1.2B CTS                           | 1.62–5.4           | Compliant <sup>3</sup> |
| Fibre channel   | FC-P1-4                               | 1.0625–14.025      | Compliant              |
| SATA Gen1, 2, 3 | Serial ATA revision 3.0 specification | 1.5, 3.0, and 6.0  | Compliant              |
| SAS Gen1, 2, 3  | T10/BSR INCITS 519                    | 3.0, 6.0, and 12.0 | Compliant              |
| SFI-5           | OIF-SFI5-01.0                         | 0.625 - 12.5       | Compliant              |
| Aurora          | CEI-6G, CEI-11G-LR                    | All rates          | Compliant              |

**Notes:**

1. 25 dB loss at Nyquist without FEC.
2. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
3. This protocol requires external circuitry to achieve compliance.

# GTM Transceiver Specifications

The *UltraScale Architecture and Product Data Sheet: Overview* (DS890) lists the Virtex UltraScale+ FPGAs that include the GTM transceivers.

## GTM Transceiver DC Input and Output Levels

Table 61 summarizes the DC specifications of the GTM transceivers in Virtex UltraScale+ FPGAs. Consult the *Virtex UltraScale+ FPGAs GTM Transceivers User Guide* (UG581) for further details.


Table 61: GTM Transceiver DC Specifications

| Symbol               | DC Parameter                                                  | Conditions                               | Min                          | Typ | Max | Units |
|----------------------|---------------------------------------------------------------|------------------------------------------|------------------------------|-----|-----|-------|
| DV <sub>PPIN</sub>   | Differential peak-to-peak input voltage (external AC coupled) | PAM4                                     | 600                          | –   | 800 | mV    |
|                      |                                                               | NRZ                                      | 150                          | –   | 900 | mV    |
| D <sub>VPPOUT</sub>  | Differential peak-to-peak output voltage <sup>1</sup>         | Transmitter output swing is set to 11111 | 800                          | –   | –   | mV    |
| V <sub>CMOUTAC</sub> | Common mode output voltage: AC coupled                        | Equation based                           | $V_{MGTAVTT} - D_{VPPOUT}/2$ |     |     | mV    |
| R <sub>IN</sub>      | Differential input resistance                                 |                                          | –                            | 100 | –   | Ω     |
| R <sub>OUT</sub>     | Differential output resistance                                |                                          | –                            | 100 | –   | Ω     |
| T <sub>OSKEW</sub>   | Transmitter output pair (TXP and TXN) intra-pair skew         |                                          | –                            | –   | 10  | ps    |
| C <sub>EXT</sub>     | Recommended external AC coupling capacitor <sup>3</sup>       |                                          | –                            | 100 | –   | nF    |

### Notes:


- The output swing and pre-emphasis levels are programmable using the GTM transceiver attributes discussed in the *Virtex UltraScale+ FPGAs GTM Transceivers User Guide* (UG581) and can result in values lower than reported in this table.
- V<sub>R<sub>X</sub>\_TERM</sub> is the remote RX termination voltage.
- Other values can be used as appropriate to conform to specific protocols and standards.

Figure 5: Single-Ended Peak-to-Peak Voltage



X16653-072117

Figure 6: Differential Peak-to-Peak Voltage



X16639-072117

The following tables summarize the DC specifications of the clock input/output levels of the GTM transceivers in Virtex UltraScale+ FPGAs. Consult the *Virtex UltraScale+ FPGAs GTM Transceivers User Guide* ([UG581](#)) for further details.

**Table 62: GTM Transceiver Clock DC Input Level Specification**

| Symbol      | DC Parameter                            | Min | Typ | Max  | Units    |
|-------------|-----------------------------------------|-----|-----|------|----------|
| $V_{IDIFF}$ | Differential peak-to-peak input voltage | 250 | –   | 2000 | mV       |
| $R_{IN}$    | Differential input resistance           | –   | 100 | –    | $\Omega$ |
| $C_{EXT}$   | Required external AC coupling capacitor | –   | 10  | –    | nF       |

## GTM Transceiver Switching Characteristics

Consult the *Virtex UltraScale+ FPGAs GTM Transceivers User Guide* ([UG581](#)) for further information.

**Table 63: GTM Transceiver Performance**

| Symbol            | Description <sup>1, 2</sup>            | Output Divider | Speed Grade and $V_{CCINT}$ Operating Voltages |        |       |        | Units |
|-------------------|----------------------------------------|----------------|------------------------------------------------|--------|-------|--------|-------|
|                   |                                        |                | 0.90V                                          | 0.85V  |       | 0.72V  |       |
|                   |                                        |                | -3                                             | -2     | -1    | -2     |       |
|                   |                                        |                | Max                                            | Max    | Max   | Max    |       |
| $F_{GTMPAM4MAX}$  | GTM transceiver PAM4 maximum line rate | 1              | 58.00                                          | 56.42  | 53.20 | 56.42  | Gb/s  |
| $F_{GTMPAM4MIN}$  | GTM transceiver PAM4 minimum line rate |                | 39.20                                          | 39.20  | 39.20 | 39.20  | Gb/s  |
| $F_{GTMPAM42MAX}$ | GTM transceiver PAM4 maximum line rate | 2              | 29.00                                          | 28.21  | 26.60 | 28.21  | Gb/s  |
| $F_{GTMPAM42MIN}$ | GTM transceiver PAM4 minimum line rate |                | 20.60                                          | 20.60  | 20.60 | 20.60  | Gb/s  |
| $F_{GTMRNZMAX}$   | GTM transceiver NRZ maximum line rate  | 1              | 29.00                                          | 28.21  | 26.60 | 28.21  | Gb/s  |
| $F_{GTMRNZMIN}$   | GTM transceiver NRZ minimum line rate  |                | 19.60                                          | 19.60  | 19.60 | 19.60  | Gb/s  |
| $F_{GTMRNZ2MAX}$  | GTM transceiver NRZ maximum line rate  | 2              | 14.50                                          | 14.105 | 13.30 | 14.105 | Gb/s  |
| $F_{GTMRNZ2MIN}$  | GTM transceiver NRZ minimum line rate  |                | 10.30                                          | 10.30  | 10.30 | 10.30  | Gb/s  |

**Notes:**

- For PAM4, data rates from  $F_{GTMPAM42MAX}$  to 39.2 Gb/s are not available.
- For NRZ, data rates from  $F_{GTMRNZ2MAX}$  to 19.6 Gb/s are not available.

**Table 64: GTM Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics**

| Symbol         | Description                | All Speed Grades | Units |
|----------------|----------------------------|------------------|-------|
| $F_{GTMDRCLK}$ | GTMDRCLK maximum frequency | 250              | MHz   |

Table 65: GTM Transceiver Reference Clock Switching Characteristics

| Symbol            | Description                     | Conditions           | All Speed Grades |     |     | Units |
|-------------------|---------------------------------|----------------------|------------------|-----|-----|-------|
|                   |                                 |                      | Min              | Typ | Max |       |
| F <sub>GCLK</sub> | Reference clock frequency range |                      | 60               | –   | 820 | MHz   |
| T <sub>RCLK</sub> | Reference clock rise time       | 20% – 80%            | –                | 200 | –   | ps    |
| T <sub>FCLK</sub> | Reference clock fall time       | 80% – 20%            | –                | 200 | –   | ps    |
| T <sub>DREF</sub> | Reference clock duty cycle      | Transceiver PLL only | 40               | 50  | 60  | %     |

Table 66: GTM Transceiver Reference Clock Oscillator Selection Phase Noise Mask

| Symbol                       | Description <sup>1, 2</sup>                                                    | Offset Frequency | Min | Typ | Max  | Units  |
|------------------------------|--------------------------------------------------------------------------------|------------------|-----|-----|------|--------|
| LCPLL <sub>REFCLK</sub> MASK | LCPLL reference clock select phase noise mask at REFCLK frequency = 156.25 MHz | 10 kHz           | –   | –   | –112 | dBc/Hz |
|                              |                                                                                | 100 kHz          | –   | –   | –128 |        |
|                              |                                                                                | 1 MHz            | –   | –   | –145 |        |
|                              | LCPLL0 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz | 10 kHz           | –   | –   | –103 | dBc/Hz |
|                              |                                                                                | 100 kHz          | –   | –   | –123 |        |
|                              |                                                                                | 1 MHz            | –   | –   | –143 |        |
|                              | LCPLL0 reference clock select phase noise mask at REFCLK frequency = 625 MHz   | 10 kHz           | –   | –   | –98  | dBc/Hz |
|                              |                                                                                | 100 kHz          | –   | –   | –117 |        |
|                              |                                                                                | 1 MHz            | –   | –   | –140 |        |

**Notes:**

- For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.
- This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol.

Table 67: GTM Transceiver PLL/Lock Time Adaptation

| Symbol             | Description                                          | Conditions                                   |                         | All Speed Grades |                       |     | Units |
|--------------------|------------------------------------------------------|----------------------------------------------|-------------------------|------------------|-----------------------|-----|-------|
|                    |                                                      |                                              |                         | Min              | Typ                   | Max |       |
| T <sub>LOCK</sub>  | Initial PLL lock                                     | 53.125 Gb/s line rate with 156.25 MHz REFCLK |                         | –                | –                     | 3   | ms    |
|                    |                                                      | All other cases                              |                         | –                | –                     | 5.7 | ms    |
| T <sub>DLOCK</sub> | Clock recovery phase acquisition and adaptation time | PAM4 (<39 Gb/s)                              | Short reach (IL < 12db) | –                | 5.90×10 <sup>10</sup> | –   | UI    |
|                    |                                                      |                                              | Long reach (IL ≥ 12db)  | –                | 3.05×10 <sup>9</sup>  | –   | UI    |
|                    |                                                      | PAM4 (≥39 Gb/s)                              | Short reach (IL < 12db) | –                | 3.67×10 <sup>10</sup> | –   | UI    |
|                    |                                                      |                                              | Long reach (IL ≥ 12db)  | –                | 6.09×10 <sup>9</sup>  | –   | UI    |
|                    |                                                      | NRZ                                          |                         | –                | 6.09×10 <sup>9</sup>  | –   | UI    |

Table 68: GTM Transceiver User Clock Switching Characteristics

| Symbol                    | Description <sup>1</sup>                             |      | Data Width Conditions (Bit) |                    | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |        |        | Units |
|---------------------------|------------------------------------------------------|------|-----------------------------|--------------------|-------------------------------------------------------|--------|--------|--------|-------|
|                           |                                                      |      |                             |                    | 0.90V                                                 | 0.85V  |        | 0.72V  |       |
|                           |                                                      |      | Internal Logic              | Interconnect Logic | -3                                                    | -2     | -1     | -2     |       |
| F <sub>TXOUTPMA</sub>     | TXOUTCLK maximum frequency sourced from OUTCLKPMA    |      |                             |                    | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
| F <sub>RXOUTPMA</sub>     | RXOUTCLK maximum frequency sourced from OUTCLKPMA    |      |                             |                    | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
| F <sub>TXOUTPROGDIV</sub> | TXOUTCLK maximum frequency sourced from TXPROGDIVCLK |      |                             |                    | 725.00                                                | 705.25 | 665.00 | 705.25 | MHz   |
| F <sub>RXOUTPROGDIV</sub> | RXOUTCLK maximum frequency sourced from RXPROGDIVCLK |      |                             |                    | 725.00                                                | 705.25 | 665.00 | 705.25 | MHz   |
| F <sub>TXIN</sub>         | TXUSRCLK maximum frequency                           | PAM4 | 80                          | 80                 | 725.00                                                | 705.25 | 665.00 | 705.25 | MHz   |
|                           |                                                      |      | 128                         | 128                | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
|                           |                                                      |      | 80                          | 160                | 725.00                                                | 705.25 | 665.00 | 705.25 | MHz   |
|                           |                                                      |      | 128                         | 256                | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
|                           |                                                      | NRZ  | 64                          | 64                 | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
|                           |                                                      |      | 64                          | 128                | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
| F <sub>RXIN</sub>         | RXUSRCLK maximum frequency                           | PAM4 | 80                          | 80                 | 725.00                                                | 705.25 | 665.00 | 705.25 | MHz   |
|                           |                                                      |      | 128                         | 128                | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
|                           |                                                      |      | 80                          | 160                | 725.00                                                | 705.25 | 665.00 | 705.25 | MHz   |
|                           |                                                      |      | 128                         | 256                | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
|                           |                                                      | NRZ  | 64                          | 64                 | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
|                           |                                                      |      | 64                          | 128                | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
| F <sub>TXIN2</sub>        | TXUSRCLK2 maximum frequency                          | PAM4 | 80                          | 80                 | 725.00                                                | 705.25 | 665.00 | 705.25 | MHz   |
|                           |                                                      |      | 128                         | 128                | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
|                           |                                                      |      | 80                          | 160                | 362.50                                                | 352.63 | 332.50 | 352.63 | MHz   |
|                           |                                                      |      | 128                         | 256                | 226.56                                                | 220.39 | 207.81 | 220.39 | MHz   |
|                           |                                                      | NRZ  | 64                          | 64                 | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
|                           |                                                      |      | 64                          | 128                | 226.56                                                | 220.39 | 207.81 | 220.39 | MHz   |
| F <sub>RXIN2</sub>        | RXUSRCLK2 maximum frequency                          | PAM4 | 80                          | 80                 | 725.00                                                | 705.25 | 665.00 | 705.25 | MHz   |
|                           |                                                      |      | 128                         | 128                | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
|                           |                                                      |      | 80                          | 160                | 362.50                                                | 352.63 | 332.50 | 352.63 | MHz   |
|                           |                                                      |      | 128                         | 256                | 226.56                                                | 220.39 | 207.81 | 220.39 | MHz   |
|                           |                                                      | NRZ  | 64                          | 64                 | 453.13                                                | 440.78 | 415.63 | 440.78 | MHz   |
|                           |                                                      |      | 64                          | 128                | 226.56                                                | 220.39 | 207.81 | 220.39 | MHz   |

**Notes:**

1. Clocking must be implemented as described in the *Virtex UltraScale+ FPGAs GTM Transceivers User Guide* (UG581).

**Table 69: GTM Transceiver Transmitter Switching Characteristics**

| Symbol                      | Description                              | Conditions |               | Min  | Typ                  | Max                    | Units |
|-----------------------------|------------------------------------------|------------|---------------|------|----------------------|------------------------|-------|
| F <sub>GTMPAMTX</sub>       | Transmitter PAM4 serial data rate range  |            |               | 20.6 | –                    | F <sub>GTMPAMMAX</sub> | Gb/s  |
| F <sub>GTMRZTX</sub>        | Transmitter NRZ serial data rate range   |            |               | 10.3 | –                    | F <sub>GTMRZMAX</sub>  | Gb/s  |
| T <sub>SLEW</sub>           | TX slew rate                             |            |               | –    | 4.76×10 <sup>4</sup> | –                      | V/μs  |
| T <sub>J4U58_PAM4</sub>     | TX uncorrelated jitter @10 <sup>–4</sup> | PAM4       | 58 Gb/s       | –    | –                    | 0.118                  | UI    |
| T <sub>EOJ58_PAM4</sub>     | TX even-odd jitter <sup>1</sup>          |            |               | –    | –                    | 0.019                  | UI    |
| T <sub>J4U56.5_PAM4</sub>   | TX uncorrelated jitter @10 <sup>–4</sup> | PAM4       | 56.5 Gb/s     | –    | –                    | 0.118                  | UI    |
| T <sub>EOJ56.5_PAM4</sub>   | TX even-odd jitter <sup>1</sup>          |            |               | –    | –                    | 0.019                  | UI    |
| T <sub>J4U53.125_PAM4</sub> | TX uncorrelated jitter @10 <sup>–4</sup> | PAM4       | 53.125 Gb/s   | –    | –                    | 0.118                  | UI    |
| T <sub>EOJ53.125_PAM4</sub> | TX even-odd jitter <sup>1</sup>          |            |               | –    | –                    | 0.019                  | UI    |
| T <sub>J4U48_PAM4</sub>     | TX uncorrelated jitter @10 <sup>–4</sup> | PAM4       | 48 Gb/s       | –    | –                    | 0.118                  | UI    |
| T <sub>EOJ48_PAM4</sub>     | TX even-odd jitter <sup>1</sup>          |            |               | –    | –                    | 0.019                  | UI    |
| T <sub>J4U40_PAM4</sub>     | TX uncorrelated jitter @10 <sup>–4</sup> | PAM4       | 40 Gb/s       | –    | –                    | 0.118                  | UI    |
| T <sub>EOJ40_PAM4</sub>     | TX even-odd jitter <sup>1</sup>          |            |               | –    | –                    | 0.019                  | UI    |
| T <sub>J4U28.21_PAM4</sub>  | TX uncorrelated jitter @10 <sup>–4</sup> | PAM4       | 28.21 Gb/s    | –    | –                    | 0.118                  | UI    |
| T <sub>EOJ28.21_PAM4</sub>  | Deterministic jitter <sup>1</sup>        |            |               | –    | –                    | 0.019                  | UI    |
| T <sub>J4U20.6_PAM4</sub>   | TX uncorrelated jitter @10 <sup>–4</sup> | PAM4       | 20.6 Gb/s     | –    | –                    | 0.118                  | UI    |
| T <sub>EOJ20.6_PAM4</sub>   | TX even-odd jitter <sup>1</sup>          |            |               | –    | –                    | 0.019                  | UI    |
| T <sub>J29_NRZ</sub>        | Total jitter <sup>1, 2</sup>             | NRZ        | 29 Gb/s       | –    | –                    | 0.28                   | UI    |
| D <sub>J29_NRZ</sub>        | Deterministic jitter <sup>1, 2</sup>     |            |               | –    | –                    | 0.17                   | UI    |
| T <sub>J28.21_NRZ</sub>     | Total jitter <sup>1, 2</sup>             | NRZ        | 28.21 Gb/s    | –    | –                    | 0.28                   | UI    |
| D <sub>J28.21_NRZ</sub>     | Deterministic jitter <sup>1, 2</sup>     |            |               | –    | –                    | 0.17                   | UI    |
| T <sub>J26.5625_NRZ</sub>   | Total jitter <sup>1, 2</sup>             | NRZ        | 26.5625 Gb/s  | –    | –                    | 0.28                   | UI    |
| D <sub>J26.5625_NRZ</sub>   | Deterministic jitter <sup>1, 2</sup>     |            |               | –    | –                    | 0.17                   | UI    |
| T <sub>J25.78125_NRZ</sub>  | Total jitter <sup>1, 2</sup>             | NRZ        | 25.78125 Gb/s | –    | –                    | 0.28                   | UI    |
| D <sub>J25.78125_NRZ</sub>  | Deterministic jitter <sup>1, 2</sup>     |            |               | –    | –                    | 0.17                   | UI    |
| T <sub>J24_NRZ</sub>        | Total jitter <sup>1, 2</sup>             | NRZ        | 24 Gb/s       | –    | –                    | 0.28                   | UI    |
| D <sub>J24_NRZ</sub>        | Deterministic jitter <sup>1, 2</sup>     |            |               | –    | –                    | 0.17                   | UI    |
| T <sub>J19.6_NRZ</sub>      | Total jitter <sup>1, 2</sup>             | NRZ        | 19.6 Gb/s     | –    | –                    | 0.28                   | UI    |
| D <sub>J19.6_NRZ</sub>      | Deterministic jitter <sup>1, 2</sup>     |            |               | –    | –                    | 0.17                   | UI    |

**Notes:**

- Using LCPLL\_FBDIV = 40, 80-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- NRZ jitter values are based on a bit-error ratio of 10<sup>–12</sup>.



**Table 70: GTM Transceiver Receiver Switching Characteristics**

| Symbol                                       | Description                          | Conditions |               | Min  | Typ | Max              | Units |
|----------------------------------------------|--------------------------------------|------------|---------------|------|-----|------------------|-------|
| $F_{GTMPAMRX}$                               | Receiver PAM4 serial data rate range |            |               | 20.6 | –   | $F_{GTMPAM4MAX}$ | Gb/s  |
| $F_{GTMNRZRX}$                               | Receiver NRZ serial data rate range  |            |               | 10.3 | –   | $F_{GTMNRZ4MAX}$ | Gb/s  |
| $R_{XRL}$                                    | Run length (CID)                     |            |               | –    | –   | 128              | UI    |
| $R_{XPPMTOL}$                                | Data/REFCLK PPM offset tolerance     |            |               | –200 | –   | 200              | ppm   |
| <b>SJ Jitter Tolerance<sup>2, 3, 1</sup></b> |                                      |            |               |      |     |                  |       |
| $J_{T\_SJ58\_PAM4}$                          | Sinusoidal jitter                    | PAM4       | 58 Gb/s       | 0.07 | –   | –                | UI    |
| $J_{T\_SJ56.5\_PAM4}$                        | Sinusoidal jitter                    | PAM4       | 56.5 Gb/s     | 0.07 | –   | –                | UI    |
| $J_{T\_SJ53.125\_PAM4}$                      | Sinusoidal jitter                    | PAM4       | 53.125 Gb/s   | 0.07 | –   | –                | UI    |
| $J_{T\_SJ48\_PAM4}$                          | Sinusoidal jitter                    | PAM4       | 48 Gb/s       | 0.07 | –   | –                | UI    |
| $J_{T\_SJ39.2\_PAM4}$                        | Sinusoidal jitter                    | PAM4       | 39.2 Gb/s     | 0.07 | –   | –                | UI    |
| $J_{T\_SJ29\_PAM4}$                          | Sinusoidal jitter                    | PAM4       | 29 Gb/s       | 0.07 | –   | –                | UI    |
| $J_{T\_SJ20.6\_PAM4}$                        | Sinusoidal jitter                    | PAM4       | 20.6 Gb/s     | 0.07 | –   | –                | UI    |
| $J_{T\_SJ29\_NRZ}$                           | Sinusoidal jitter                    | NRZ        | 29 Gb/s       | 0.3  | –   | –                | UI    |
| $J_{T\_SJ25.78125\_NRZ}$                     | Sinusoidal jitter                    | NRZ        | 25.78125 Gb/s | 0.3  | –   | –                | UI    |
| $J_{T\_SJ19.6\_NRZ}$                         | Sinusoidal jitter                    | NRZ        | 19.6 Gb/s     | 0.3  | –   | –                | UI    |
| $J_{T\_SJ15\_NRZ}$                           | Sinusoidal jitter                    | NRZ        | 15.0 Gb/s     | 0.3  | –   | –                | UI    |
| $J_{T\_SJ10.3\_NRZ}$                         | Sinusoidal jitter                    | NRZ        | 10.3 Gb/s     | 0.3  | –   | –                | UI    |

**Notes:**

1. PAM4 values are measured at a bit error ratio of  $10^{-6}$ .
2. NRZ values are based on a bit error ratio of  $10^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 10 MHz.

## GTM Transceiver Electrical Compliance

The *Virtex UltraScale+ FPGAs GTM Transceivers User Guide* ([UG581](#)) contains recommended use modes that ensure compliance for the protocols listed in the following table. The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

**Table 71: GTM Transceiver Protocol List**

| Protocol                                | Specification                                                                                                  | Modulation | Serial Rate (Gb/s) | Electrical Compliance |
|-----------------------------------------|----------------------------------------------------------------------------------------------------------------|------------|--------------------|-----------------------|
| 400GAUI-8                               | IEEE 802.3bs 120D/120E                                                                                         | PAM4       | 53.125             | Compliant             |
| 200GAUI-4                               | IEEE 802.3bs 120D/120E                                                                                         | PAM4       | 53.125             | Compliant             |
| 100GAUI-2                               | IEEE 802.3cd 135G/135F                                                                                         | PAM4       | 53.125             | Compliant             |
| 50GAUI-1                                | IEEE 802.3cd 135G/135F                                                                                         | PAM4       | 53.125             | Compliant             |
| 200GBASE-KR2                            | IEEE 802.3cd 137                                                                                               | PAM4       | 53.125             | Compliant             |
| 200GBASE-CR2                            | IEEE 802.3cd 136A                                                                                              | PAM4       | 53.125             | Compliant             |
| 100GBASE-KR2                            | IEEE 802.3cd 137                                                                                               | PAM4       | 53.125             | Compliant             |
| 100GBASE-CR2                            | IEEE 802.3cd 136A                                                                                              | PAM4       | 53.125             | Compliant             |
| 50GBASE-KR                              | IEEE 802.3cd 137                                                                                               | PAM4       | 53.125             | Compliant             |
| 50GBASE-CR                              | IEEE 802.3cd 136A                                                                                              | PAM4       | 53.125             | Compliant             |
| CAUI-4                                  | IEEE 802.3bm 83D/83E                                                                                           | NRZ        | 25.78125           | Compliant             |
| 50GAUI-2                                | IEEE 802.3cd 135D/135E                                                                                         | NRZ        | 26.5625            | Compliant             |
| LAUI-2                                  | IEEE 802.3cd 135B/135C                                                                                         | NRZ        | 25.78125           | Compliant             |
| 25GAUI-1                                | IEEE 802.3cd 109A/109B                                                                                         | NRZ        | 27.78125           | Compliant             |
| 100GBASE-KR4                            | IEEE 802.3bj 93.8                                                                                              | NRZ        | 25.78125           | Compliant             |
| 100GBASE-CR4                            | IEEE 802.3bj 92A                                                                                               | NRZ        | 25.78125           | Compliant             |
| 25GBASE-KR                              | IEEE 802.3by 111                                                                                               | NRZ        | 25.78125           | Compliant             |
| 25GBASE-CR                              | IEEE 802.3by 110                                                                                               | NRZ        | 25.78125           | Compliant             |
| XLPII                                   | IEEE 802.3 86A                                                                                                 | NRZ        | 10.3125            | Compliant             |
| 40GBASE-CR4                             | IEEE 802.3 85A                                                                                                 | NRZ        | 10.3125            | Compliant             |
| 10GBASE-SR/LR                           | SFF8431                                                                                                        | NRZ        | 10.3125            | Compliant             |
| 10GBASE-KR                              | IEEE 802.3 72                                                                                                  | NRZ        | 10.3125            | Compliant             |
| CEI-56G-VSR/MR/LR-PAM4                  | Common Electrical (I/O) CEI 4.0                                                                                | PAM4       | 39.2-58            | Compliant             |
| CEI-25G/28G-VSR/MR/LR                   | Common Electrical (I/O) CEI 4.0                                                                                | NRZ        | 19.9-28.1          | Compliant             |
| CEI-11G-SR/MR/LR                        | Common Electrical (I/O) CEI 4.0                                                                                | NRZ        | 10.3-11.2          | Compliant             |
| 10G-15G backplane capability            | 10G NRZ interfaces over backplanes that fall within the high-confidence region defined by IEEE 802.3 Clause 72 | NRZ        | 15                 | Compliant             |
| 28.21G PAM4 backplanes                  | Insertion loss @ Nyquist (7.05 GHz) at BER < 10e <sup>-17</sup> with FEC                                       | PAM4       | 28.21              | Compliant             |
| 58G PAM4 backplanes                     | IEEE 802.3bj style backplanes and copper cables at 58 Gb/s (35 dB with RS (544, 514) FEC)                      | PAM4       | 58                 | Compliant             |
| OTU4 optical modules NRZ optical 7% FEC | 100G OTU4 and OTUCn requirements to CFP2, CFP4, and QSFP28 optics, OIF-CEI28-VSR                               | NRZ        | 28.21              | Compliant             |
| OTU4 optical module PAM4 optical 7% FEC | 100G QSFP56, OIF-CEI56-VSR                                                                                     | PAM4       | 56.4               | Compliant             |
| Interlaken 25.78125G                    | OIF-CEI-25G-MR @ 20 dB loss                                                                                    | NRZ        | 25.78125           | Compliant             |

Table 71: GTM Transceiver Protocol List (cont'd)

| Protocol                     | Specification                                                                                            | Modulation | Serial Rate (Gb/s) | Electrical Compliance |
|------------------------------|----------------------------------------------------------------------------------------------------------|------------|--------------------|-----------------------|
| Interlaken 12.5G             | OIF-CEI-11G-SR (extended)                                                                                | NRZ        | 12.5               | Compliant             |
| CPRI 48G PAM4                | Fibre channel datapath and 1-lane FEC with customer alignment implemented in logic with 64b/66b encoding | PAM4       | 48                 | Compliant             |
| CPRI 24G, 12G, and 10.1G NRZ | CPRI_v_6_1_2014-07-01                                                                                    | NRZ        | 24, 12             | Compliant             |

**Notes:**

- Requires lock to reference on a per-lane basis and oversampling logic in the device logic to capture the slower auto-negotiation.

## Integrated Interface Block for Interlaken

More information and documentation on solutions using the integrated interface block for Interlaken can be found at [UltraScale+ Interlaken](#). The *UltraScale Architecture and Product Data Sheet: Overview (DS890)* lists how many blocks are in each Virtex UltraScale+ FPGA. This section describes the following Interlaken configurations.

- 12 x 12.5 Gb/s protocol and lane logic mode ([Table 72](#)).
- 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s protocol and lane logic mode ([Table 73](#)).
- 12 x 25.78125 Gb/s lane logic only mode ([Table 74](#)).

Virtex UltraScale+ FPGAs in the FLGF1924 package are only supported using the 12 x 12.5 Gb/s Interlaken configuration. See the [F<sub>GTMAX</sub>](#) maximum line rates.

Table 72: Maximum Performance for Interlaken 12 x 12.5 Gb/s Protocol and Lane Logic Mode Designs

| Symbol                     | Description                             | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |                  |        |                  |        |                  |        | Units |
|----------------------------|-----------------------------------------|-------------------------------------------------------|--------|------------------|--------|------------------|--------|------------------|--------|-------|
|                            |                                         | 0.90V                                                 |        | 0.85V            |        |                  |        | 0.72V            |        |       |
|                            |                                         | -3                                                    |        | -2               |        | -1               |        | -2               |        |       |
| F <sub>RX_SERDES_CLK</sub> | Receive serializer/ deserializer clock  | 195.32                                                |        | 195.32           |        | 195.32           |        | 195.32           |        | MHz   |
| F <sub>TX_SERDES_CLK</sub> | Transmit serializer/ deserializer clock | 195.32                                                |        | 195.32           |        | 195.32           |        | 195.32           |        | MHz   |
| F <sub>DRP_CLK</sub>       | Dynamic reconfiguration port clock      | 250.00                                                |        | 250.00           |        | 250.00           |        | 250.00           |        | MHz   |
|                            |                                         | Min <sup>1</sup>                                      | Max    | Min <sup>1</sup> | Max    | Min <sup>1</sup> | Max    | Min <sup>1</sup> | Max    |       |
| F <sub>CORE_CLK</sub>      | Interlaken core clock                   | 300.00                                                | 322.27 | 300.00           | 322.27 | 300.00           | 322.27 | 300.00           | 322.27 | MHz   |
| F <sub>LBUS_CLK</sub>      | Interlaken local bus clock              | 300.00                                                | 322.27 | 300.00           | 322.27 | 300.00           | 322.27 | 300.00           | 322.27 | MHz   |

**Notes:**

- These are the minimum clock frequencies at the maximum lane performance.

**Table 73: Maximum Performance for Interlaken 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s Protocol and Lane Logic Mode Designs**

| Symbol                     | Description                             | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |                     |        |     |     |                  |        | Units |
|----------------------------|-----------------------------------------|-------------------------------------------------------|--------|---------------------|--------|-----|-----|------------------|--------|-------|
|                            |                                         | 0.90V                                                 |        | 0.85V               |        |     |     | 0.72V            |        |       |
|                            |                                         | -3 <sup>1</sup>                                       |        | -2 <sup>1</sup>     |        | -1  |     | -2               |        |       |
| F <sub>RX_SERDES_CLK</sub> | Receive serializer/ deserializer clock  | 440.79                                                |        | 440.79              |        | N/A |     | 402.84           |        | MHz   |
| F <sub>TX_SERDES_CLK</sub> | Transmit serializer/ deserializer clock | 440.79                                                |        | 440.79              |        | N/A |     | 402.84           |        | MHz   |
| F <sub>DRP_CLK</sub>       | Dynamic reconfiguration port clock      | 250.00                                                |        | 250.00              |        | N/A |     | 250.00           |        | MHz   |
|                            |                                         | Min <sup>2</sup>                                      | Max    | Min <sup>2</sup>    | Max    | Min | Max | Min <sup>2</sup> | Max    |       |
| F <sub>CORE_CLK</sub>      | Interlaken core clock                   | 412.50 <sup>3</sup>                                   | 479.20 | 412.50 <sup>3</sup> | 479.20 | N/A |     | 412.50           | 429.69 | MHz   |
| F <sub>LBUS_CLK</sub>      | Interlaken local bus clock              | 300.00 <sup>4</sup>                                   | 349.52 | 300.00 <sup>4</sup> | 349.52 | N/A |     | 300.00           | 349.52 | MHz   |

**Notes:**

1. 6 x 28.21 mode is only supported in the -2 (V<sub>CCINT</sub> = 0.85V) and -3 (V<sub>CCINT</sub> = 0.90V) speed grades.
2. These are the minimum clock frequencies at the maximum lane performance.
3. The minimum value for CORE\_CLK is 451.36 MHz for the 6 x 28.21 Gb/s protocol.
4. The minimum value for LBUS\_CLK is 330.00 MHz for the 6 x 28.21 Gb/s protocol.

**Table 74: Maximum Performance for Interlaken 12 x 25.78125 Gb/s Lane Logic Only Mode Designs**

| Symbol                     | Description                             | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |     |       | Units |
|----------------------------|-----------------------------------------|-------------------------------------------------------|--------|-----|-------|-------|
|                            |                                         | 0.90V                                                 | 0.85V  |     | 0.72V |       |
|                            |                                         | -3                                                    | -2     | -1  | -2    |       |
| F <sub>RX_SERDES_CLK</sub> | Receive serializer/ deserializer clock  | 402.84                                                | 402.84 | N/A | N/A   | MHz   |
| F <sub>TX_SERDES_CLK</sub> | Transmit serializer/ deserializer clock | 402.84                                                | 402.84 | N/A | N/A   | MHz   |
| F <sub>DRP_CLK</sub>       | Dynamic reconfiguration port clock      | 250.00                                                | 250.00 | N/A | N/A   | MHz   |
| F <sub>CORE_CLK</sub>      | Interlaken core clock                   | 412.50                                                | 412.50 | N/A | N/A   | MHz   |
| F <sub>LBUS_CLK</sub>      | Interlaken local bus clock              | 349.52                                                | 349.52 | N/A | N/A   | MHz   |

## Integrated Interface Block for 100G Ethernet MAC and PCS

More information and documentation on solutions using the integrated 100 Gb/s Ethernet block can be found at [UltraScale+ Integrated 100G Ethernet MAC/PCS](#). The *UltraScale Architecture and Product Data Sheet: Overview* (DS890) lists how many blocks are in each Virtex UltraScale+ FPGA.

Table 75: Maximum Performance for 100G Ethernet Designs

| Symbol                                                     | Description                           | Speed Grade and V <sub>CCINT</sub> Operating Voltages |         |         |         | Units |
|------------------------------------------------------------|---------------------------------------|-------------------------------------------------------|---------|---------|---------|-------|
|                                                            |                                       | 0.90V                                                 | 0.85V   |         | 0.72V   |       |
|                                                            |                                       | -3                                                    | -2      | -1      | -2      |       |
| CAUI-10 Mode                                               |                                       |                                                       |         |         |         |       |
| F <sub>TX_CLK</sub>                                        | Transmit clock                        | 390.625                                               | 390.625 | 322.266 | 322.266 | MHz   |
| F <sub>RX_CLK</sub>                                        | Receive clock                         | 390.625                                               | 390.625 | 322.266 | 322.266 | MHz   |
| F <sub>RX_SERDES_CLK</sub>                                 | Receive serializer/deserializer clock | 390.625                                               | 390.625 | 322.266 | 322.266 | MHz   |
| F <sub>DRP_CLK</sub>                                       | Dynamic reconfiguration port clock    | 250.00                                                | 250.00  | 250.00  | 250.00  | MHz   |
| CAUI-4, CAUI-4 + RS-FEC, and RS-FEC Transcode Bypass Modes |                                       |                                                       |         |         |         |       |
| F <sub>TX_CLK</sub>                                        | Transmit clock                        | 390.625                                               | 322.266 | 322.266 | 322.266 | MHz   |
| F <sub>RX_CLK</sub>                                        | Receive clock                         | 390.625                                               | 322.266 | 322.266 | 322.266 | MHz   |
| F <sub>RX_SERDES_CLK</sub>                                 | Receive serializer/deserializer clock | 390.625                                               | 322.266 | 322.266 | 322.266 | MHz   |
| F <sub>DRP_CLK</sub>                                       | Dynamic reconfiguration port clock    | 250.00                                                | 250.00  | 250.00  | 250.00  | MHz   |

## Integrated Interface Block for PCI Express Designs

More information and documentation on solutions for PCI Express® designs can be found at [PCI Express](#). The *UltraScale Architecture and Product Data Sheet: Overview* ([DS890](#)) lists how many blocks are in each Virtex UltraScale+ FPGA. Devices with HBM contain a mixture of PCIe4 and PCIe4C blocks. The PCIe4C blocks are augmented with support for the CCIX protocol and additional timing enhancements allowing the PCIe4C blocks to run Gen3 x16 when V<sub>CCINT</sub> = 0.72V.

Table 76: Maximum Performance for PCIe4-based PCI Express Designs

| Symbol               | Description                  | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |        |        | Units |
|----------------------|------------------------------|-------------------------------------------------------|--------|--------|--------|-------|
|                      |                              | 0.90V                                                 | 0.85V  |        | 0.72V  |       |
|                      |                              | -3                                                    | -2     | -1     | -2     |       |
| F <sub>PIPECLK</sub> | Pipe clock maximum frequency | 250.00                                                | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>CORECLK</sub> | Core clock maximum frequency | 500.00                                                | 500.00 | 500.00 | 250.00 | MHz   |
| F <sub>DRPCLK</sub>  | DRP clock maximum frequency  | 250.00                                                | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>MCAPCLK</sub> | MCAP clock maximum frequency | 125.00                                                | 125.00 | 125.00 | 125.00 | MHz   |

Table 77: Maximum Performance for PCIe4C-based PCI Express and CCIX Designs

| Symbol                   | Description                               | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |        |        | Units |
|--------------------------|-------------------------------------------|-------------------------------------------------------|--------|--------|--------|-------|
|                          |                                           | 0.90V                                                 | 0.85V  |        | 0.72V  |       |
|                          |                                           | -3                                                    | -2     | -1     | -2     |       |
| F <sub>PIPECLK</sub>     | Pipe clock maximum frequency              | 250.00                                                | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>CORECLK</sub>     | Core clock maximum frequency              | 500.00                                                | 500.00 | 500.00 | 500.00 | MHz   |
| F <sub>CORECLKCCIX</sub> | CCIX TL interface clock maximum frequency | 500.00                                                | 500.00 | 500.00 | N/A    | MHz   |
| F <sub>DRPCLK</sub>      | DRP clock maximum frequency               | 250.00                                                | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>MCAPCLK</sub>     | MCAP clock maximum frequency              | 125.00                                                | 125.00 | 125.00 | 125.00 | MHz   |

# High Bandwidth Memory Controller

The *UltraScale Architecture and Product Data Sheet: Overview* ([DS890](#)) lists the Virtex UltraScale+ FPGAs with integrated high-bandwidth memory (HBM).

Table 78: Maximum Performance for High Bandwidth Memory Controller

| Symbol                   | Description                                          | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |        |        | Units |
|--------------------------|------------------------------------------------------|-------------------------------------------------------|--------|--------|--------|-------|
|                          |                                                      | 0.90V                                                 | 0.85V  |        | 0.72V  |       |
|                          |                                                      | -3                                                    | -2     | -1     | -2     |       |
| F <sub>HBM_REF_CLK</sub> | HBM controller reference clock maximum frequency     | 450.00                                                | 450.00 | 450.00 | 450.00 | MHz   |
| F <sub>ACLK</sub>        | AXI interface clock maximum frequency                | 450.00                                                | 450.00 | 400.00 | 400.00 | MHz   |
| F <sub>APB</sub>         | Advance peripheral bus (APB) clock maximum frequency | 100.00                                                | 100.00 | 100.00 | 100.00 | MHz   |
| F <sub>HBM</sub>         | HBM maximum line rate interface to DRAM              | 1800                                                  | 1800   | 1600   | 1800   | Mb/s  |

# System Monitor Specifications

Table 79: System Monitor Specifications

| Parameter                                                                                                                                                                    | Symbol | Comments/Conditions                                                                            | Min  | Typ | Max                | Units |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|------------------------------------------------------------------------------------------------|------|-----|--------------------|-------|
| V <sub>CCADC</sub> = 1.8V ±3%, V <sub>REFP</sub> = 1.25V, V <sub>REFN</sub> = 0V, ADCCLK = 5.2 MHz, T <sub>J</sub> = -40°C to 100°C, typical values at T <sub>J</sub> = 40°C |        |                                                                                                |      |     |                    |       |
| ADC Accuracy <sup>1</sup>                                                                                                                                                    |        |                                                                                                |      |     |                    |       |
| Resolution                                                                                                                                                                   |        |                                                                                                | 10   | -   | -                  | Bits  |
| Integral nonlinearity <sup>2</sup>                                                                                                                                           | INL    |                                                                                                | -    | -   | ±1.5               | LSBs  |
| Differential nonlinearity                                                                                                                                                    | DNL    | No missing codes, guaranteed monotonic                                                         | -    | -   | ±1                 | LSBs  |
| Offset error                                                                                                                                                                 |        | Offset calibration enabled                                                                     | -    | -   | ±2                 | LSBs  |
| Gain error                                                                                                                                                                   |        |                                                                                                | -    | -   | ±0.4               | %     |
| Sample rate                                                                                                                                                                  |        |                                                                                                | -    | -   | 0.2                | MS/s  |
| RMS code noise                                                                                                                                                               |        | External 1.25V reference                                                                       | -    | -   | 1                  | LSBs  |
|                                                                                                                                                                              |        | On-chip reference                                                                              | -    | 1   | -                  | LSBs  |
| ADC Accuracy at Extended Temperatures                                                                                                                                        |        |                                                                                                |      |     |                    |       |
| Resolution                                                                                                                                                                   |        | T <sub>J</sub> = -55°C to 125°C                                                                | 10   | -   | -                  | Bits  |
| Integral nonlinearity <sup>2</sup>                                                                                                                                           | INL    | T <sub>J</sub> = -55°C to 125°C                                                                | -    | -   | ±1.5               | LSBs  |
| Differential nonlinearity                                                                                                                                                    | DNL    | No missing codes, guaranteed monotonic<br>T <sub>J</sub> = -55°C to 125°C                      | -    | -   | ±1                 |       |
| Analog Inputs <sup>2</sup>                                                                                                                                                   |        |                                                                                                |      |     |                    |       |
| ADC input ranges                                                                                                                                                             |        | Unipolar operation                                                                             | 0    | -   | 1                  | V     |
|                                                                                                                                                                              |        | Bipolar operation                                                                              | -0.5 | -   | +0.5               | V     |
|                                                                                                                                                                              |        | Unipolar common mode range (FS input)                                                          | 0    | -   | +0.5               | V     |
|                                                                                                                                                                              |        | Bipolar common mode range (FS input)                                                           | +0.5 | -   | +0.6               | V     |
| Maximum external channel input ranges                                                                                                                                        |        | Adjacent channels set within these ranges should not corrupt measurements on adjacent channels | -0.1 | -   | V <sub>CCADC</sub> | V     |

Table 79: System Monitor Specifications (cont'd)

| Parameter                                | Symbol            | Comments/Conditions                                                                                        | Min    | Typ  | Max       | Units              |
|------------------------------------------|-------------------|------------------------------------------------------------------------------------------------------------|--------|------|-----------|--------------------|
| <b>On-Chip Sensor Accuracy</b>           |                   |                                                                                                            |        |      |           |                    |
| Temperature sensor error <sup>1, 3</sup> |                   | $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with external REF)                                   | –      | –    | $\pm 3$   | $^{\circ}\text{C}$ |
|                                          |                   | $T_j = -55^{\circ}\text{C}$ to $110^{\circ}\text{C}$ (with internal REF)                                   | –      | –    | $\pm 3.5$ | $^{\circ}\text{C}$ |
|                                          |                   | $T_j = 110^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with internal REF)                                   | –      | –    | $\pm 5$   | $^{\circ}\text{C}$ |
| Supply sensor error <sup>4</sup>         |                   | Supply voltages 0.72V to 1.2V,<br>$T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with external REF) | –      | –    | $\pm 0.5$ | %                  |
|                                          |                   | Supply voltages 0.72V to 1.2V,<br>$T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with external REF) | –      | –    | $\pm 1.0$ | %                  |
|                                          |                   | All other supply voltages,<br>$T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with external REF)     | –      | –    | $\pm 1.0$ | %                  |
|                                          |                   | All other supply voltages,<br>$T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with external REF)     | –      | –    | $\pm 2.0$ | %                  |
|                                          |                   | Supply voltages 0.72V to 1.2V,<br>$T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with internal REF) | –      | –    | $\pm 1.0$ | %                  |
|                                          |                   | Supply voltages 0.72V to 1.2V,<br>$T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with internal REF) | –      | –    | $\pm 2.0$ | %                  |
|                                          |                   | All other supply voltages,<br>$T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with internal REF)     | –      | –    | $\pm 1.5$ | %                  |
|                                          |                   | All other supply voltages,<br>$T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with internal REF)     | –      | –    | $\pm 2.5$ | %                  |
|                                          |                   |                                                                                                            |        |      |           |                    |
| <b>Conversion Rate<sup>5</sup></b>       |                   |                                                                                                            |        |      |           |                    |
| Conversion time—continuous               | $t_{\text{CONV}}$ | Number of ADCCLK cycles                                                                                    | 26     | –    | 32        | Cycles             |
| Conversion time—event                    | $t_{\text{CONV}}$ | Number of ADCCLK cycles                                                                                    | –      | –    | 21        | Cycles             |
| DRP clock frequency                      | DCLK              | DRP clock frequency                                                                                        | 8      | –    | 250       | MHz                |
| ADC clock frequency                      | ADCCLK            | Derived from DCLK                                                                                          | 1      | –    | 5.2       | MHz                |
| DCLK duty cycle                          |                   |                                                                                                            | 40     | –    | 60        | %                  |
| <b>SYSMON Reference<sup>6</sup></b>      |                   |                                                                                                            |        |      |           |                    |
| External reference                       | $V_{\text{REFP}}$ | Externally supplied reference voltage                                                                      | 1.20   | 1.25 | 1.30      | V                  |
| On-chip reference                        |                   | Ground $V_{\text{REFP}}$ pin to AGND, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$                 | 1.2375 | 1.25 | 1.2625    | V                  |
|                                          |                   | Ground $V_{\text{REFP}}$ pin to AGND, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$                 | 1.225  | 1.25 | 1.275     | V                  |

**Notes:**

1. ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is enabled.
2. See the Analog Input section in the *UltraScale Architecture System Monitor User Guide* (UG580).
3. When reading temperature values directly from the PMBus interface, the SYSMON has a  $+4^{\circ}\text{C}$  offset due to the transfer function used by the PMBus application. For example, the external REF temperature sensor error's range of  $\pm 3^{\circ}\text{C}$  becomes  $+1^{\circ}\text{C}$  to  $+7^{\circ}\text{C}$  when the temperature is read through the PMBus interface.
4. Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified for when this feature is enabled.
5. See the Adjusting the Acquisition Settling Time section in the *UltraScale Architecture System Monitor User Guide* (UG580).
6. Any variation in the reference voltage from the nominal  $V_{\text{REFP}} = 1.25\text{V}$  and  $V_{\text{REFN}} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted.

## SYSMON I2C/PMBus Interfaces

**Table 80: SYSMON I2C Fast Mode Interface Switching Characteristics**

| Symbol              | Description <sup>1</sup> | Min | Max | Units |
|---------------------|--------------------------|-----|-----|-------|
| T <sub>SMFCKL</sub> | SCL Low time             | 1.3 | –   | μs    |
| T <sub>SMFCKH</sub> | SCL High time            | 0.6 | –   | μs    |
| T <sub>SMFCKO</sub> | SDAO clock-to-out delay  | –   | 900 | ns    |
| T <sub>SMFDCK</sub> | SDAI setup time          | 100 | –   | ns    |
| F <sub>SMCLK</sub>  | SCL clock frequency      | –   | 400 | kHz   |

**Notes:**

- The test conditions are configured to the LVCMOS 1.8V I/O standard.

**Table 81: SYSMON I2C Standard Mode Interface Switching Characteristics**

| Symbol              | Description <sup>1</sup> | Min | Max  | Units |
|---------------------|--------------------------|-----|------|-------|
| T <sub>SMCKL</sub>  | SCL Low time             | 4.7 | –    | μs    |
| T <sub>SMCKH</sub>  | SCL High time            | 4.0 | –    | μs    |
| T <sub>SMCKO</sub>  | SDAO clock-to-out delay  | –   | 3450 | ns    |
| T <sub>SMCDCK</sub> | SDAI setup time          | 250 | –    | ns    |
| F <sub>SMCLK</sub>  | SCL clock frequency      | –   | 100  | kHz   |

**Notes:**

- The test conditions are configured to the LVCMOS 1.8V I/O standard.



# Configuration Switching Characteristics

Table 82: Configuration Switching Characteristics

| Symbol                          | Description                                                        |                                                                                                                    | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |       |       | Units      |
|---------------------------------|--------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|-------|-------|-------|------------|
|                                 |                                                                    |                                                                                                                    | 0.90V                                                 | 0.85V |       | 0.72V |            |
|                                 |                                                                    |                                                                                                                    | -3                                                    | -2    | -1    | -2    |            |
| Power-up Timing Characteristics |                                                                    |                                                                                                                    |                                                       |       |       |       |            |
| T <sub>PL</sub>                 | Program latency for XCVU19P                                        |                                                                                                                    | 12                                                    | 12    | 12    | 12    | ms, Max    |
|                                 | Program latency for all other devices                              |                                                                                                                    | 8.5                                                   | 8.5   | 8.5   | 8.5   | ms, Max    |
| T <sub>POR</sub>                | Power-on reset (40 ms maximum ramp rate)                           |                                                                                                                    | 65                                                    | 65    | 65    | 65    | ms, Max    |
|                                 |                                                                    |                                                                                                                    | 0                                                     | 0     | 0     | 0     | ms, Min    |
|                                 | Power-on reset with POR override (2 ms maximum ramp rate)          |                                                                                                                    | 15                                                    | 15    | 15    | 15    | ms, Max    |
|                                 |                                                                    |                                                                                                                    | 5                                                     | 5     | 5     | 5     | ms, Min    |
| T <sub>PROGRAM</sub>            | Program pulse width                                                |                                                                                                                    | 250                                                   | 250   | 250   | 250   | ns, Min    |
| CCLK Output (Master Mode)       |                                                                    |                                                                                                                    |                                                       |       |       |       |            |
| T <sub>ICCK</sub>               | Master CCLK output delay from INIT_B                               |                                                                                                                    | 150                                                   | 150   | 150   | 150   | ns, Min    |
| T <sub>MCCKL</sub> <sup>1</sup> | Master CCLK clock Low time duty cycle                              |                                                                                                                    | 40/60                                                 | 40/60 | 40/60 | 40/60 | %, Min/Max |
| T <sub>MCCKH</sub>              | Master CCLK clock High time duty cycle                             |                                                                                                                    | 40/60                                                 | 40/60 | 40/60 | 40/60 | %, Min/Max |
| F <sub>MCCK</sub>               | Master SPI (x1/x2/x4) CCLK frequency                               |                                                                                                                    | 125                                                   | 125   | 125   | 100   | MHz, Max   |
|                                 | Master SPI (x8) or Master BPI (x8/x16) <sup>2</sup> CCLK frequency | XCVU3P, XQVU3P, XCVU5P, XCVU7P, XQVU7P, XCVU9P                                                                     | 125                                                   | 125   | 125   | 100   | MHz, Max   |
|                                 |                                                                    | XCVU11P, XQVU11P, XCVU13P, XCVU19P,XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P | 125                                                   | 125   | 125   | 60    | MHz, Max   |
|                                 |                                                                    | XCVU23P                                                                                                            | 100                                                   | 100   | 100   | 60    | MHz, Max   |
| F <sub>MCCK_START</sub>         | Master CCLK frequency at start of configuration                    |                                                                                                                    | 2.7                                                   | 2.7   | 2.7   | 2.7   | MHz, Typ   |
| F <sub>MCCKTOL</sub>            | Frequency tolerance, master mode with respect to nominal CCLK      |                                                                                                                    | ±15                                                   | ±15   | ±15   | ±15   | %, Max     |
| CCLK Input (Slave Mode)         |                                                                    |                                                                                                                    |                                                       |       |       |       |            |
| T <sub>SCCKL</sub>              | Slave CCLK clock minimum Low time                                  |                                                                                                                    | 2.5                                                   | 2.5   | 2.5   | 2.5   | ns, Min    |
| T <sub>SCCKH</sub>              | Slave CCLK clock minimum High time                                 |                                                                                                                    | 2.5                                                   | 2.5   | 2.5   | 2.5   | ns, Min    |

Table 82: Configuration Switching Characteristics (cont'd)

| Symbol              | Description                                                                    |                                                                                                                                       | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |     |       | Units    |
|---------------------|--------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|-------|-----|-------|----------|
|                     |                                                                                |                                                                                                                                       | 0.90V                                                 | 0.85V |     | 0.72V |          |
|                     |                                                                                |                                                                                                                                       | -3                                                    | -2    | -1  | -2    |          |
| F <sub>SCCK</sub>   | Slave Serial/<br>Slave SelectMAP<br>CCLK frequency                             | XCVU3P, XQVU3P,<br>XCVU5P, XCVU7P,<br>XQVU7P, XCVU9P                                                                                  | 125                                                   | 125   | 125 | 100   | MHz, Max |
|                     | Slave Serial CCLK<br>frequency                                                 | XCVU11P, XQVU11P,<br>XCVU13P, XCVU19P,<br>XCVU27P, XCVU29P,<br>XCVU31P, XCVU33P,<br>XCVU35P, XCVU37P,<br>XCVU45P, XCVU47P,<br>XCVU57P | 125                                                   | 125   | 125 | 100   | MHz, Max |
|                     |                                                                                | XCVU23P                                                                                                                               | 125                                                   | 125   | 125 | 100   | MHz, Max |
|                     | Slave SelectMAP CCLK<br>frequency                                              | XCVU11P, XQVU11P,<br>XCVU13P, XCVU19P,<br>XCVU27P, XCVU29P,<br>XCVU31P, XCVU33P,<br>XCVU35P, XCVU37P,<br>XCVU45P, XCVU47P,<br>XCVU57P | 125                                                   | 125   | 125 | 60    | MHz, Max |
|                     |                                                                                | XCVU23P                                                                                                                               | 100                                                   | 100   | 100 | 60    | MHz, Max |
|                     | <b>EMCCLK Input (Master Mode)</b>                                              |                                                                                                                                       |                                                       |       |     |       |          |
| T <sub>EMCCKL</sub> | External master CCLK Low time                                                  |                                                                                                                                       | 2.5                                                   | 2.5   | 2.5 | 2.5   | ns, Min  |
| T <sub>EMCCKH</sub> | External master CCLK High time                                                 |                                                                                                                                       | 2.5                                                   | 2.5   | 2.5 | 2.5   | ns, Min  |
| F <sub>EMCCK</sub>  | External master CCLK frequency with SPI<br>x1/x2/x4                            |                                                                                                                                       | 125                                                   | 125   | 125 | 100   | MHz, Max |
|                     | External master CCLK<br>frequency<br>with SPI x8 or<br>BPI x8/x16 <sup>2</sup> | XCVU3P, XQVU3P,<br>XCVU5P, XCVU7P,<br>XQVU7P, XCVU9P                                                                                  | 125                                                   | 125   | 125 | 100   | MHz, Max |
|                     |                                                                                | XCVU11P, XQVU11P,<br>XCVU13P, XCVU19P,<br>XCVU27P, XCVU29P,<br>XCVU31P, XCVU33P,<br>XCVU35P, XCVU37P,<br>XCVU45P, XCVU47P,<br>XCVU57P | 125                                                   | 125   | 125 | 60    | MHz, Max |
|                     |                                                                                | XCVU23P                                                                                                                               | 100                                                   | 100   | 100 | 60    | MHz, Max |

Table 82: Configuration Switching Characteristics (cont'd)

| Symbol                                  | Description                                 |                                                                                                                                                     | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |       |       | Units    |
|-----------------------------------------|---------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|-------|-------|-------|----------|
|                                         |                                             |                                                                                                                                                     | 0.90V                                                 | 0.85V |       | 0.72V |          |
|                                         |                                             |                                                                                                                                                     | -3                                                    | -2    | -1    | -2    |          |
| Internal Configuration Access Port      |                                             |                                                                                                                                                     |                                                       |       |       |       |          |
| F <sub>ICAPCK</sub>                     | Internal configuration access port (ICAPE3) | XCVU3P, XQVU3P, XCVU23P                                                                                                                             | 200                                                   | 200   | 200   | 150   | MHz, Max |
|                                         | Master SLR ICAPE3 accessing entire device   | XCVU5P, XCVU7P, XQVU7P, XCVU9P, XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P | 125                                                   | 125   | 125   | 125   | MHz, Max |
|                                         | SLR ICAPE3 accessing local SLR              | XCVU5P, XCVU7P, XQVU7P, XCVU9P, XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P | 200                                                   | 200   | 200   | 150   | MHz, Max |
| Slave Serial Mode Programming Switching |                                             |                                                                                                                                                     |                                                       |       |       |       |          |
| T <sub>DCCK</sub> /T <sub>CCKD</sub>    | D <sub>IN</sub> setup/hold                  |                                                                                                                                                     | 3.0/0                                                 | 3.0/0 | 3.0/0 | 4.0/0 | ns, Min  |
| T <sub>CCO</sub>                        | D <sub>OUT</sub> clock to out               |                                                                                                                                                     | 8.0                                                   | 8.0   | 8.0   | 9.0   | ns, Max  |
| SelectMAP Mode Programming Switching    |                                             |                                                                                                                                                     |                                                       |       |       |       |          |
| T <sub>SMDCK</sub> /T <sub>SMCKD</sub>  | D[31:00] setup/hold                         | XCVU3P, XQVU3P, XCVU5P, XCVU7P, XQVU7P, XCVU9P                                                                                                      | 4.0/0                                                 | 4.0/0 | 4.0/0 | 5.0/0 | ns, Min  |
|                                         |                                             | XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P                                 | 4.5/0                                                 | 4.5/0 | 4.5/0 | 8.0/0 | ns, Min  |
|                                         |                                             | XCVU23P                                                                                                                                             | 5.5/0                                                 | 5.5/0 | 5.5/0 | 8.5/0 | ns, Min  |
| T <sub>SMCCK</sub> /T <sub>SMCKCS</sub> | CSI_B setup/hold                            | XCVU3P, XQVU3P, XCVU5P, XCVU7P, XQVU7P, XCVU9P                                                                                                      | 4.0/0                                                 | 4.0/0 | 4.0/0 | 5.0/0 | ns, Min  |
|                                         |                                             | XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P                                 | 4.5/0                                                 | 4.5/0 | 4.5/0 | 7.5/0 | ns, Min  |
|                                         |                                             | XCVU23P                                                                                                                                             | 5.0/0                                                 | 5.0/0 | 5.0/0 | 8.5/0 | ns, Min  |

Table 82: Configuration Switching Characteristics (cont'd)

| Symbol                                    | Description                                         |                                                                                                                                                     | Speed Grade and V <sub>CCINT</sub> Operating Voltages |         |         |         | Units    |
|-------------------------------------------|-----------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|---------|---------|---------|----------|
|                                           |                                                     |                                                                                                                                                     | 0.90V                                                 | 0.85V   |         | 0.72V   |          |
|                                           |                                                     |                                                                                                                                                     | -3                                                    | -2      | -1      | -2      |          |
| T <sub>SMWCKCK</sub> /T <sub>SMCCKW</sub> | RDWR_B setup/hold                                   | XCVU3P, XQVU3P, XCVU5P, XCVU7P, XQVU7P, XCVU9P                                                                                                      | 10.0/0                                                | 10.0/0  | 10.0/0  | 11.0/0  | ns, Min  |
|                                           |                                                     | XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P                                 | 11.0/0                                                | 11.0/0  | 11.0/0  | 17.0/0  | ns, Min  |
|                                           |                                                     | XCVU23P                                                                                                                                             | 11.0/0                                                | 11.0/0  | 17.5/0  | 17.5/0  | ns, Min  |
| T <sub>SMCKCSO</sub>                      | CSO_B clock to out (330Ω pull-up resistor required) | XCVU3P, XQVU3P, XCVU5P, XCVU7P, XQVU7P, XCVU9P                                                                                                      | 7.0                                                   | 7.0     | 7.0     | 7.0     | ns, Max  |
|                                           |                                                     | XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P                                 | 7.0                                                   | 7.0     | 7.0     | 10.0    | ns, Max  |
|                                           |                                                     | XCVU23P                                                                                                                                             | 7.0                                                   | 7.0     | 7.0     | 10.0    | ns, Max  |
| T <sub>SMCO</sub>                         | D[31:00] clock to out in readback                   | XCVU3P, XQVU3P, XCVU5P, XCVU7P, XQVU7P, XCVU9P                                                                                                      | 8.0                                                   | 8.0     | 8.0     | 8.0     | ns, Max  |
|                                           |                                                     | XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P                                 | 8.0                                                   | 8.0     | 8.0     | 10.0    | ns, Max  |
|                                           |                                                     | XCVU23P                                                                                                                                             | 8.0                                                   | 8.0     | 8.0     | 10.0    | ns, Max  |
| F <sub>RBCK</sub>                         | Readback frequency                                  | XCVU3P, XQVU3P, XCVU5P, XCVU7P, XQVU7P, XCVU9P                                                                                                      | 125                                                   | 125     | 125     | 100     | MHz, Max |
|                                           |                                                     | XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P                                 | 125                                                   | 125     | 125     | 60      | MHz, Max |
|                                           |                                                     | XCVU23P                                                                                                                                             | 100                                                   | 100     | 100     | 60      | ns, Max  |
| Boundary-Scan Port Timing Specifications  |                                                     |                                                                                                                                                     |                                                       |         |         |         |          |
| T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>  | TMS and TDI setup/hold                              | XCVU3P, XQVU3P, XCVU23P                                                                                                                             | 3.0/2.0                                               | 3.0/2.0 | 3.0/2.0 | 3.0/2.0 | ns, Min  |
|                                           |                                                     | XCVU5P, XCVU7P, XQVU7P, XCVU9P, XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P | 8.5/2.0                                               | 8.5/2.0 | 8.5/2.0 | 8.5/2.0 | ns, Min  |

Table 82: Configuration Switching Characteristics (cont'd)

| Symbol                                      | Description                                                |                                                                                                                                                     | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |       |       | Units    |
|---------------------------------------------|------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|-------|-------|-------|----------|
|                                             |                                                            |                                                                                                                                                     | 0.90V                                                 | 0.85V |       | 0.72V |          |
|                                             |                                                            |                                                                                                                                                     | -3                                                    | -2    | -1    | -2    |          |
| T <sub>TCKTDO</sub>                         | TCK falling edge to TDO output                             | XCVU3P, XQVU3P, XCVU23P                                                                                                                             | 7.0                                                   | 7.0   | 7.0   | 7.0   | ns, Max  |
|                                             |                                                            | XCVU5P, XCVU7P, XQVU7P, XCVU9P, XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P | 15.0                                                  | 15.0  | 15.0  | 15.0  | ns, Max  |
| F <sub>TCK</sub>                            | TCK frequency                                              | XCVU3P, XQVU3P                                                                                                                                      | 66                                                    | 66    | 66    | 66    | MHz, Max |
|                                             |                                                            | XCVU5P, XCVU7P, XQVU7P, XCVU9P, XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P | 20                                                    | 20    | 20    | 20    | MHz, Max |
|                                             |                                                            | XCVU23P                                                                                                                                             | 66                                                    | 66    | 66    | 50    | MHz, Max |
| BPI Master Flash Mode Programming Switching |                                                            |                                                                                                                                                     |                                                       |       |       |       |          |
| T <sub>BPICCO</sub>                         | A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out |                                                                                                                                                     | 10                                                    | 10    | 10    | 10    | ns, Max  |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>    | D[15:00] setup/hold                                        | XCVU3P, XQVU3P, XCVU5P, XCVU7P, XQVU7P, XCVU9P                                                                                                      | 4.0/0                                                 | 4.0/0 | 4.0/0 | 5.0/0 | ns, Min  |
|                                             |                                                            | XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P                                 | 4.5/0                                                 | 4.5/0 | 4.5/0 | 8.0/0 | ns, Min  |
|                                             |                                                            | XCVU23P                                                                                                                                             | 5.5/0                                                 | 5.5/0 | 5.5/0 | 8.5/0 | ns, Min  |
| SPI Master Flash Mode Programming Switching |                                                            |                                                                                                                                                     |                                                       |       |       |       |          |
| T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>    | D[03:00] setup/hold                                        |                                                                                                                                                     | 3.0/0                                                 | 3.0/0 | 3.0/0 | 4.0/0 | ns, Min  |
| T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>    | D[07:04] setup/hold                                        | XCVU3P, XQVU3P, XCVU5P, XCVU7P, XQVU7P, XCVU9P                                                                                                      | 4.0/0                                                 | 4.0/0 | 4.0/0 | 5.0/0 | ns, Min  |
|                                             |                                                            | XCVU11P, XQVU11P, XCVU13P, XCVU19P, XCVU27P, XCVU29P, XCVU31P, XCVU33P, XCVU35P, XCVU37P, XCVU45P, XCVU47P, XCVU57P                                 | 4.5/0                                                 | 4.5/0 | 4.5/0 | 8.0/0 | ns, Min  |
|                                             |                                                            | XCVU23P                                                                                                                                             | 5.5/0                                                 | 5.5/0 | 5.5/0 | 8.5/0 | ns, Min  |
| T <sub>SPICCM</sub>                         | MOSI clock to out                                          |                                                                                                                                                     | 8.0                                                   | 8.0   | 8.0   | 8.0   | ns, Max  |
| T <sub>SPICCM2</sub>                        | D[04] clock to out                                         |                                                                                                                                                     | 10.0                                                  | 10.0  | 10.0  | 10.0  | ns, Max  |
| T <sub>SPICFC</sub>                         | FCS_B clock to out                                         |                                                                                                                                                     | 8.0                                                   | 8.0   | 8.0   | 8.0   | ns, Max  |
| T <sub>SPICFC2</sub>                        | FCS2_B clock to out                                        |                                                                                                                                                     | 10.0                                                  | 10.0  | 10.0  | 10.0  | ns, Max  |

Table 82: Configuration Switching Characteristics (cont'd)

| Symbol                  | Description                                                                                                      | Speed Grade and V <sub>CCINT</sub> Operating Voltages |           |            |            | Units       |
|-------------------------|------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|-----------|------------|------------|-------------|
|                         |                                                                                                                  | 0.90V                                                 | 0.85V     |            | 0.72V      |             |
|                         |                                                                                                                  | -3                                                    | -2        | -1         | -2         |             |
| DNA Port Switching      |                                                                                                                  |                                                       |           |            |            |             |
| F <sub>DNACK</sub>      | DNA port frequency                                                                                               | 200                                                   | 200       | 200        | 175        | MHz, Max    |
| STARTUPE3 Ports         |                                                                                                                  |                                                       |           |            |            |             |
| T <sub>USRCCLKO</sub>   | STARTUPE3 USRCCLKO input port to CCLK pin output delay                                                           | 0.25/6.00                                             | 0.25/6.50 | 0.25/7.50  | 0.25/9.00  | ns, Min/Max |
| T <sub>DO</sub>         | DO[3:0] ports to D03-D00 pins output delay                                                                       | 0.25/6.70                                             | 0.25/7.70 | 0.25/8.40  | 0.25/10.00 | ns, Min/Max |
| T <sub>DTS</sub>        | DTS[3:0] ports to D03-D00 pins 3-state delays                                                                    | 0.25/6.70                                             | 0.25/7.70 | 0.25/8.40  | 0.25/10.00 | ns, Min/Max |
| T <sub>FCSBO</sub>      | FCSBO port to FCS_B pin output delay                                                                             | 0.25/6.90                                             | 0.25/7.50 | 0.25/8.40  | 0.25/9.80  | ns, Min/Max |
| T <sub>FCSBTS</sub>     | FCSBTS port to FCS_B pin 3-state delay                                                                           | 0.25/6.90                                             | 0.25/7.50 | 0.25/8.40  | 0.25/9.80  | ns, Min/Max |
| T <sub>USRDONEO</sub>   | USRDONEO port to DONE pin output delay                                                                           | 0.25/8.60                                             | 0.25/9.40 | 0.25/10.50 | 0.25/12.10 | ns, Min/Max |
| T <sub>USRDONETS</sub>  | USRDONETS port to DONE pin 3-state delay                                                                         | 0.25/8.60                                             | 0.25/9.40 | 0.25/10.50 | 0.25/12.10 | ns, Min/Max |
| T <sub>DI</sub>         | D03-D00 pins to DI[3:0] ports input delay                                                                        | 0.5/2.6                                               | 0.5/3.1   | 0.5/3.5    | 0.5/4.0    | ns, Min/Max |
| F <sub>CFGMCLK</sub>    | STARTUPE3 CFGMCLK output frequency                                                                               | 50                                                    | 50        | 50         | 50         | MHz, Typ    |
| F <sub>CFGMCLKTOL</sub> | STARTUPE3 CFGMCLK output frequency tolerance                                                                     | ±15                                                   | ±15       | ±15        | ±15        | %, Max      |
| T <sub>DCI_MATCH</sub>  | Specifies a stall in the startup cycle until the digitally controlled impedance (DCI) match signals are asserted | 4                                                     | 4         | 4          | 4          | ms, Max     |

**Notes:**

- When the CCLK is sourced from the EMCCLK pin with a divide-by-one setting, the external EMCCLK must meet this duty-cycle requirement.
- SPI mode is recommended for master mode configuration from flash memory because of the higher configuration rates and low configuration interface pin counts. Due to the obsolescence of synchronous read-mode flash devices, BPI mode performance is limited. For system configuration rates with SPI flash and parallel NOR flash in BPI asynchronous read mode see the *UltraScale Architecture Configuration User Guide* (UG570).

## Revision History

| Date       | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6/23/2021  | 1.19    | Updated <a href="#">Table 20</a> , <a href="#">Table 21</a> , and <a href="#">Table 22</a> to production release the XCVU57P devices in Vivado Design Suite 2021.1 v1.33.<br>For clarity, moved the location of the specifications for internal V <sub>REF</sub> , differential termination, and temperature diode (ideality factor and series resistance) in <a href="#">Table 3</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2/12/2021  | 1.18    | Updated <a href="#">Table 20</a> , <a href="#">Table 21</a> , and <a href="#">Table 22</a> to production release the XCVU23P devices in Vivado Design Suite 2020.2.2 v1.32. Updated some of the other speed file versions for Vivado Design Suite 2020.2.2 in <a href="#">Table 20</a> . Revised some of the XCVU23P speed files in <a href="#">Table 40</a> , <a href="#">Table 41</a> , <a href="#">Table 42</a> , and <a href="#">Table 45</a> .                                                                                                                                                                                                                                                                                                                                                                                                  |
| 12/08/2020 | 1.17    | Revised the <a href="#">Production Specification</a> speed file version for XCVU19P in <a href="#">Table 20</a> and <a href="#">Table 22</a> to Vivado Design Suite from 2019.2.2 v1.29 to 2020.2 v1.30.<br>Added the XCVU23P and XCVU57P devices where applicable in this data sheet including <a href="#">Table 20</a> , <a href="#">Table 21</a> , and <a href="#">Table 22</a> using Vivado Design Suite 2020.2 v1.04 for the XCVU23P, and 2020.2 v1.01 for XCVU57P.<br>Added the <a href="#">Device Pin-to-Pin Input Parameter Guidelines</a> table for the VU19P and VU23P.<br>Added the VSA1365, FSVJ1760, and FSVK2892 packages to T <sub>SOL</sub> in <a href="#">Absolute Maximum Ratings</a> .<br>Revised the F <sub>EMCK</sub> description and added <a href="#">Note 2</a> to <a href="#">Configuration Switching Characteristics</a> . |

| Date       | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 8/20/2020  | 1.16    | <p>Added the XCVU23P and XCVU57P devices throughout.</p> <p>Revised the production software and speed specification release version for the XCVU27P -3E (<math>V_{CCINT} = 0.90V</math>) and the XCVU29P -3E (<math>V_{CCINT} = 0.90V</math>) using Vivado Design Suite 2020.1.1 v1.30 in <a href="#">Table 22</a>.</p> <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and <a href="#">Table 22</a> to production release the XCVU19P device in -2E (<math>V_{CCINT} = 0.85V</math>) and -1E (<math>V_{CCINT} = 0.85V</math>) speed/voltage grades and all packages using Vivado Design Suite 2019.2.2 v1.29.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 3/13/2020  | 1.15    | <p>Updated the power-on current values for XCVU19P in <a href="#">Table 7</a>.</p> <p>In <a href="#">Table 63</a>, updated Note 2.</p> <p>Added the program latency (<math>T_{PL}</math>) for the XCVU19P to <a href="#">Table 82</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11/25/2019 | 1.14    | <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and <a href="#">Table 22</a> to production release:</p> <p>XCVU27P and XCVU29P devices in -3E, -2LE (<math>V_{CCINT} = 0.85V</math>), and -2LE (<math>V_{CCINT} = 0.72V</math>) speed/voltage grades and all packages using Vivado Design Suite 2019.2 v1.28</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 9/30/2019  | 1.13    | <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and <a href="#">Table 22</a> to production release:</p> <p>XCVU27P and XCVU29P devices in -1E, -1I, -2E and -2I speed/voltage grades and all packages using Vivado Design Suite 2019.1.3 v1.27</p> <p>XCVU47P and XCVU49P devices in -3E, -2E, -2LE, -1E (<math>V_{CCINT} = 0.85V</math>) and -2LE (<math>V_{CCINT} = 0.72V</math>) using Vivado Design Suite 2019.1 v1.25</p> <p>Deleted GTM transceiver support for DC coupled operation in <a href="#">Table 61</a>. Updated PAM4 and NRZ specifications in <a href="#">Table 61</a>, <a href="#">Table 63</a>, <a href="#">Table 69</a>, and <a href="#">Table 70</a>. Updated the specifications in <a href="#">Table 67</a>. In <a href="#">Table 69</a>, deleted support for TX lane-to-lane skew and TX phase alignment. Removed the <i>GTM Transceiver Clock Output Level Specification</i> table. Revised the <a href="#">GTM Transceiver Electrical Compliance</a> table.</p>                                                          |
| 8/21/2019  | 1.12    | <p>Added the XCVU19P device in the FSVA3824 and FSVB3824 packages where applicable.</p> <p>Increased the maximum line rate of the QPLL0 -1 (<math>V_{CCINT} = 0.85V</math>) output divider 1 in <a href="#">Table 52</a> and updated Notes 4 and 5.</p> <p>Revised <a href="#">Table 63: GTM Transceiver Performance</a> and the <a href="#">GTM Transceiver Electrical Compliance</a> table.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 7/19/2019  | 1.11    | <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and <a href="#">Table 22</a> to add the XCVU45P and XCVU47P devices, updated all speed file versions to Vivado Design Suite 2019.1.1 v1.26, and production release the XCVU31P, XCVU33P, XCVU35P, and XCVU37P devices in the -3 (<math>V_{CCINT} = 0.90V</math>) speed/voltage grade in Vivado Design Suite 2019.1 v1.25.</p> <p>Added the maximum reflow soldering temperature (<math>T_{SOL}</math>) values for the FFRC1517, FFRA2104, FFRB2104, and FFRC2104 packages in <a href="#">Table 1</a>.</p> <p>Updated Note 4 in <a href="#">Table 3</a>.</p> <p>Updated the GTM sequence in <a href="#">Power-On/Off Power Supply Sequencing</a>.</p>                                                                                                                                                                                                                                                                                                                                              |
| 4/26/2019  | 1.10    | <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and <a href="#">Table 22</a> to production release the following devices in the Vivado Design Suite.</p> <p>XCVU31P: 2018.3.1 v1.24 (-2E, -2LE, -1E (<math>V_{CCINT} = 0.85V</math>) and -2LE (<math>V_{CCINT} = 0.72V</math>))</p> <p>XCVU33P: 2018.3.1 v1.24 (-2E, -2LE, -1E (<math>V_{CCINT} = 0.85V</math>) and -2LE (<math>V_{CCINT} = 0.72V</math>))</p> <p>XCVU37P: 2018.3.1 v1.24 (-2E, -2LE, -1E (<math>V_{CCINT} = 0.85V</math>) and -2LE (<math>V_{CCINT} = 0.72V</math>))</p> <p>XCVU39P: 2018.3.1 v1.24 (-2E, -2LE, -1E (<math>V_{CCINT} = 0.85V</math>) and -2LE (<math>V_{CCINT} = 0.72V</math>))</p> <p>XQVU3P: 2018.3 v1.23</p> <p>XQVU7P: 2018.3.1 v1.23</p> <p>XQVU11P: 2018.3.1 v1.23</p> <p>In <a href="#">Table 1</a>, revised the <math>T_{STG}</math>.</p> <p>Added Note 14 in <a href="#">Table 2</a>.</p> <p>Updated the VU3xP values in <a href="#">Table 7</a>.</p> <p>Added LVDS component mode notes to <a href="#">FPGA Logic Performance Characteristics</a>.</p> |
| 1/04/2019  | 1.9     | <p>Added the XCVU27P and XCVU29P devices. Also added the <a href="#">GTM Transceiver Specifications</a>.</p> <p>Updated the calculations in <a href="#">Table 7: Power-on Current by Device</a></p> <p>Updated the speed specification version by device for <a href="#">Table 20</a> to Vivado Design Suite 2018.3.</p> <p>Updated the <math>V_{IDIFF}</math> description in <a href="#">Table 19</a>.</p> <p>In <a href="#">Table 57</a>, updated Note 2.</p> <p>Removed PCI Express Gen4 support in <a href="#">Table 76: Maximum Performance for PCIe4-based PCI Express Designs</a> and Notes 1, Note 2, and Note 3. In <a href="#">Table 77: Maximum Performance for PCIe4C-based PCI Express and CCIX Designs</a>, removed Notes 1, 2, 3, 4, and 5.</p>                                                                                                                                                                                                                                                                                                   |

| Date       | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 8/01/2018  | 1.8     | <p>Added XCVU3xP data to <a href="#">Table 6</a>.</p> <p>Updated the speed specification version by device for <a href="#">Table 20</a> to Vivado Design Suite 2018.2.1.</p> <p>In <a href="#">Table 24</a>, added Note 4 to the LVDS RX DDR maximum data.</p> <p>In <a href="#">Table 75</a>, revised the calculated values from 322.223 to 322.266.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 6/18/2018  | 1.7     | <p>Revised the speed grade -1 (<math>V_{CCINT} = 0.85</math>) <math>F_{GTYMAX}</math> in <a href="#">Table 52</a>, which also revised values in <a href="#">Table 57</a> and added Note 2.</p> <p>Revised <math>F_{ACLK}</math> and added <math>F_{HBM}</math> to <a href="#">Table 78</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 4/09/2018  | 1.6     | <p>Added the XCVU31P, XCVU33P, XCVU35P, and XCVU37P devices throughout the data sheet. Added the specifications for High Bandwidth Memory to <a href="#">Table 1</a>, <a href="#">Table 2</a>, <a href="#">Table 6</a>, the <a href="#">Power-On/Off Power Supply Sequencing</a> section, <a href="#">Table 7</a>, <a href="#">Table 8</a>, and <a href="#">Table 78</a>.</p> <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and <a href="#">Table 22</a> to production release the following devices in Vivado Design Suite 2018.1 v1.19.</p> <p>XCVU3P: -3E (<math>V_{CCINT} = 0.90V</math>)</p> <p>XCVU5P: -3E (<math>V_{CCINT} = 0.90V</math>)</p> <p>XCVU7P: -3E (<math>V_{CCINT} = 0.90V</math>)</p> <p>XCVU9P: -3E (<math>V_{CCINT} = 0.90V</math>)</p> <p>Added <a href="#">Table 43</a> and <a href="#">Table 47</a>. Added Note 2 and Note 3 to <a href="#">Table 46</a>. Revised <a href="#">Table 75</a> to add specific mode specifications and remove Note 1. Added <a href="#">Table 77</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 2/07/2018  | 1.5     | <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and <a href="#">Table 22</a> to production release the following devices in Vivado Design Suite 2017.4.1 v1.18.</p> <p>XCVU11P: -3E (<math>V_{CCINT} = 0.90V</math>)</p> <p>XCVU13P: -3E (<math>V_{CCINT} = 0.90V</math>)</p> <p>Revised some of the -3E (<math>V_{CCINT} = 0.90V</math>) speed files in <a href="#">Table 40</a>, <a href="#">Table 41</a>, <a href="#">Table 42</a>, and <a href="#">Table 45</a>.</p> <p>Revised the <math>D_{VPPOUT}</math> control signal in <a href="#">Table 49</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 11/28/2017 | 1.4     | <p>In <a href="#">Table 1</a>, corrected the minimum voltage for the <a href="#">System Monitor</a> section.</p> <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and <a href="#">Table 22</a> to production release all the -2LE (<math>V_{CCINT} = 0.85V</math>) and -2LE (<math>V_{CCINT} = 0.72V</math>) devices/speed/temperature grades in Vivado Design Suite 2017.3.1.</p> <p>Revised the <math>F_{REFCLK}</math> descriptions in <a href="#">Table 35</a>.</p> <p>Revised some of the -3E and -2LE (<math>V_{CCINT} = 0.72V</math>) speed files in <a href="#">Table 40</a>, <a href="#">Table 41</a>, <a href="#">Table 42</a>, <a href="#">Table 45</a>, and added package values to <a href="#">Table 48</a>.</p> <p>Revised the <math>F_{GTYQRANGE2}</math> -1 speed grade minimum in <a href="#">Table 52</a>. Added <math>T_{SPICCM2}</math> and <math>T_{SPICCF2}</math> to <a href="#">Table 82</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 10/02/2017 | 1.3     | <p>Updated <a href="#">Table 1</a> to include maximum <math>T_{SOL}</math></p> <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and for dry rework and reflow soldering, <a href="#">Table 22</a> to production release the following devices/speed/temperature grades in Vivado Design Suite 2017.2.1.</p> <p>XCVU11P: -2E, -2I, -1E, -1I</p> <p>XCVU13P: -2E, -2I, -1E, -1I</p> <p>In <a href="#">Table 29</a>, revised the <math>T_{OUTBUF\_DELAY\_O\_PAD}</math> -2 (<math>V_{CCINT}</math> for dry r = 0.85V) values for DIFF_SSTL135_S, DIFF_SSTL15_DCI_S, DIFF_SSTL15_S, DIFF_SSTL18_I_DCI_S, and DIFF_SSTL18_I_S.</p> <p>Revised some of the -3E and -2LE (<math>V_{CCINT} = 0.72V</math>) speed files in <a href="#">Table 29</a>, <a href="#">Table 40</a>, <a href="#">Table 41</a>, and <a href="#">Table 42</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 6/27/2017  | 1.2     | <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and <a href="#">Table 22</a> to production release the following devices/speed/temperature grades in Vivado Design Suite 2017.2.</p> <p>XCVU5P: -2E, -2I, -1E, -1I</p> <p>XCVU7P: -2E, -2I, -1E, -1I</p> <p>XCVU9P: -2E, -2I, -1E, -1I</p> <p>Updated Note 12 in <a href="#">Table 2</a> for clarity. In <a href="#">Table 3</a>, removed unsupported voltages (2.5V and 3.3V) from <math>I_{RPU}</math> and <math>I_{RPD}</math>. Added Note 3 to <a href="#">Table 27</a>. Revised the -3E and -2LE (<math>V_{CCINT} = 0.72V</math>) speed files in <a href="#">Table 29</a>, <a href="#">Table 30</a>, <a href="#">Table 40</a>, <a href="#">Table 41</a>, <a href="#">Table 42</a>, and <a href="#">Table 45</a>. In <a href="#">Table 31</a> removed from the input delay measurement methodology section the following class II I/O standards: SSTL135_II, SSTL15_II, SSTL18_II, DIFF_SSTL135_II, DIFF_SSTL15_II and DIFF_SSTL18_II. Updated the <math>F_{MAX}</math> symbol names and values in <a href="#">Table 34</a>. Added Note 1 to <a href="#">Table 36</a>. Added Note 3 to <a href="#">Table 76</a>. In <a href="#">Table 82</a>, updated the -2LE (<math>V_{CCINT} = 0.72V</math>) specifications for <math>F_{MCK}</math>, <math>F_{SCCK}</math>, <math>F_{EMCK}</math>, <math>F_{ICAPCK}</math>, <math>T_{SMDCK}/T_{SMCKD}</math>, <math>T_{SMCKCSO}</math>, <math>T_{SMCO}</math>, <math>F_{RBCK}</math>, <math>T_{BPDCC}/T_{BPICCD}</math>, and <math>T_{SPIDCC}/T_{SPICCD}</math>.</p> |



| Date      | Version | Description of Revisions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|-----------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 4/19/2017 | 1.1     | <p>Updated the <a href="#">Summary</a> description. In <a href="#">Table 1</a>, updated Note 6, added data, and added Note 7, Note 8, and Note 9. Updated and added data to <a href="#">Table 2</a> through <a href="#">Table 7</a>.</p> <p>Removed the -1LI speed grade.</p> <p>Updated <a href="#">Table 20</a>, <a href="#">Table 21</a>, and <a href="#">Table 22</a> to production release in Vivado Design Suite 2017.1 for the XCVU3P: -2E, -2I, -1E, -1I.</p> <p>Updated <a href="#">Table 19</a>. Added Note 1 to <a href="#">Table 21</a>. Updated <a href="#">Table 23</a>, <a href="#">Table 24</a>, <a href="#">Table 29</a>, <a href="#">Table 30</a>, <a href="#">Table 31</a>, <a href="#">Table 33</a>, <a href="#">Table 34</a>, and <a href="#">Table 35</a>. Added <a href="#">Table 25</a>. Added MMCM_F<sub>DPRCLK_MAX</sub> to <a href="#">Table 38</a> and PLL_F<sub>DPRCLK_MAX</sub> to <a href="#">Table 39</a>. Updated to Vivado Design Suite 2017.1 <a href="#">Table 40</a>, <a href="#">Table 41</a>, <a href="#">Table 42</a>, and <a href="#">Table 45</a>. Added data to <a href="#">Table 46</a> and <a href="#">Table 48</a>. Updated the <a href="#">GTY Transceiver Specifications</a> section. Revised the <a href="#">Integrated Interface Block for Interlaken</a> section. Updated the <a href="#">System Monitor Specifications</a> section adding notes to the tables. Updated the <a href="#">Configuration Switching Characteristics</a> section. Removed the eFUSE Programming Conditions table and added the specifications to <a href="#">Table 2</a> and <a href="#">Table 3</a>. Updated the Automotive Applications Disclaimer.</p> |
| 4/20/2016 | 1.0     | Initial Xilinx release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |

## Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Xilinx:

[XCVM1802-1MSEVSVD1760-ES9919](#) [XCVU47P-L2FSVH2892E4754](#) [XCVU23P-L2FSVJ1760E](#) [XCVU23P-L2VSVA1365EES9818](#) [XCVU23P-L2FSVJ1760EES9793](#) [XCVU23P-L2FSVJ1760EES9818](#) [XCVU23P-L2VSVA1365EES9793](#) [XCVU23P-1FSVJ1760I](#) [XCVU23P-1VSVA1365I](#) [XCVU23P-2FSVJ1760E](#) [XCVU23P-3VSVA1365E](#) [XCVU23P-1VSVA1365EES9919](#) [XCVU23P-2VSVA1365EES9819](#) [XCVU23P-2FSVJ1760EES9796](#) [XCVU23P-2FSVJ1760EES9819](#) [XCVU23P-2VSVA1365EES9796](#) [XCVU23P-1VSVA1365EES9819](#) [XCVU23P-2FSVJ1760E4628](#) [XCVU23P-L2VSVA1365E5163](#) [XCKU060-2FFVA1517I3991](#) [XCKU085-1FLVA1517I3991](#) [XCKU085-2FLVA1517E3991](#) [XCKU085-2FLVA1517I3991](#) [XCKU085-2FLVB1760I3991](#) [XCKU115-3FLVA1517E4915](#) [XCKU13P-2FFVE900I5002](#) [XCKU15P-1FFVE1760E3991](#) [XCKU15P-2FFVA1760I3991](#) [XCKU15P-2FFVE1517E3991](#) [XCKU15P-2FFVE1517E5028](#) [XCKU15P-2FFVE1517I5008](#) [XCKU15P-3FFVE1517E3991](#) [XCKU15P-L2FFVA1156E4186](#) [XCKU15P-L2FFVA1156E4187](#) [XCKU15P-L2FFVE1517E3991](#) [XCKU19P-1FFVB2104E](#) [XCKU19P-1FFVB2104I](#) [XCKU19P-1FFVJ1760E](#) [XCKU19P-1FFVJ1760I](#) [XCKU19P-2FFVB2104E](#) [XCKU19P-2FFVB2104I](#) [XCKU19P-2FFVJ1760E](#) [XCKU19P-2FFVJ1760I](#) [XCKU19P-3FFVB2104E](#) [XCKU19P-3FFVJ1760E](#) [XCKU19P-L1FFVB2104I](#) [XCKU19P-L1FFVJ1760I](#) [XCKU19P-L2FFVB2104E](#) [XCKU19P-L2FFVJ1760E](#) [XCKU3P-2FFVB676E4965](#) [XCVU7P-L2FLVA2104E3991](#) [XCVU7P-L2FLVB2104E3991](#) [XCVU7P-L2FLVC2104E3991](#) [XCVU9P-L2FLGA2104E3991](#) [XCVU9P-L2FLGB2104E3991](#) [XCVU9P-L2FLGB2104E3999](#) [XCKU11P-1FFVE1517E4800](#) [XCVU9P-L2FLGA2104E3995](#) [XCKU15P-2FFVE1517E4963](#) [XCKU035-2FBVA676E4971](#) [XCKU115-2FLVD1924E4967](#) [XCKU15P-2FFVE1517I3988](#) [XCKU3P-L1FFVB676I4186](#) [XCKU3P-L1FFVB676I4187](#) [XCKU5P-2SFVB784E5055](#) [XCKU115-3FLVF1924E4915](#) [XCKU11P-2FFVA1156I5067](#) [XCKU13P-2FFVE900I5067](#) [XCKU15P-2FFVA1156I5067](#) [XCKU3P-2SFVB784I5067](#) [XCKU5P-2FFVB676I5067](#) [XCVU9P-L2FSGD2104E3991](#) [XCKU11P-2FFVE1517E3991](#) [XCKU115-2FLVB2104E3991](#) [XCKU11P-2FFVE1517I3991](#) [XCKU19P-2FFVJ1760EES9819](#)