











TXS0108E-Q1 SCES861A - JUNE 2015-REVISED FEBRUARY 2016

TXS0108E-Q1 8-Bit Bi-directional, Level-Shifting, Voltage Translator for Open-Drain and Push-Pull Applications

Features

- AEC-Q100 Qualified for Automotive Applications
 - Device Temperature Grade 1: –40°C to 125°C
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C6
- No Direction-Control Signal Needed
- Maximum Data Rates
 - 110 Mbps (Push Pull)
 - 1.2 Mbps (Open Drain)
- 1.4 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port $(V_{CCA} \le V_{CCB})$
- No Power-Supply Sequencing Required Either V_{CCA} or V_{CCB} Can Be Ramped First
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22 (A Port)
 - 2000 V Human Body Model (A114-B)
 - 1000 V Charged-Device Model (C101)
- IEC 61000-4-2 ESD (B Port)
 - ±8 kV Contact Discharge
 - ±6 kV Air-Gap Discharge

3 Description

This 8-bit non-inverting translator uses two separate configurable power-supply rails. The A port tracks the V_{CCA} pin supply voltage. The V_{CCA} pin accepts any supply voltage between 1.4 V and 3.6 V. The B port tracks the V_{CCB} pin supply voltage. The V_{CCB} pin accepts any supply voltage between 1.65 V and 5.5 V. Two input supply pins allows for low Voltage bidirectional translation between any of the 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V voltage nodes.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance (Hi-Z) state.

To ensure the Hi-Z state during power-up or powerdown periods, tie OE to GND through a pull-down resistor. The minimum value of the resistor is determined by the current-sourcing capability of the driver.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TXS0108E-Q1	TSSOP (20)	6.50 mm × 6.40 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Applications

Automotive

Simplified Application






Table of Contents

1	Features 1		8.1 Load Circuits	13
2	Applications 1		8.2 Voltage Waveforms	14
3	Description 1	9	Detailed Description	15
4	Revision History2		9.1 Overview	15
5	Pin Configuration and Functions3		9.2 Functional Block Diagram	15
6	Specifications4		9.3 Feature Description	16
٠	6.1 Absolute Maximum Ratings		9.4 Device Functional Modes	17
	6.2 ESD Ratings	10	Application and Implementation	18
	6.3 Recommended Operating Conditions		10.1 Application Information	18
	6.4 Thermal Information		10.2 Typical Application	18
	6.5 Electrical Characteristics: T _A = -40°C to 125°C 6	11	Power Supply Recommendations	20
	6.6 Timing Requirements: V _{CCA} = 1.5 V ± 0.1 V 6	12	Layout	20
	6.7 Timing Requirements: V _{CCA} = 1.8 V ± 0.15 V 7		12.1 Layout Guidelines	
	6.8 Timing Requirements: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 7$		12.2 Layout Example	20
	6.9 Timing Requirements: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 7$	13	Device and Documentation Support	21
	6.10 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V} \dots 8$		13.1 Community Resources	
	6.11 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V} 9$		13.2 Trademarks	21
	6.12 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} 10$		13.3 Electrostatic Discharge Caution	21
	6.13 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} 11$		13.4 Glossary	21
7	Typical Characteristics12	14	Mechanical, Packaging, and Orderable	
8	Parameter Measurement Information		Information	21
•	Talamoto modoaromont information			

4 Revision History


Cł	Changes from Original (June 2015) to Revision A							
•	Made changes to Pin Functions	1						

Product Folder Links: TXS0108E-Q1



5 Pin Configuration and Functions





Pin Functions

Р	IN	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
A1	1	I/O	Input/output 1. Referenced to V _{CCA}
A2	3	I/O	Input/output 2. Referenced to V _{CCA}
A3	4	I/O	Input/output 3. Referenced to V _{CCA}
A4	5	I/O	Input/output 4. Referenced to V _{CCA}
A5	6	I/O	Input/output 5. Referenced to V _{CCA}
A6	7	I/O	Input/output 6. Referenced to V _{CCA}
A7	8	I/O	Input/output 7. Referenced to V _{CCA}
A8	9	I/O	Input/output 8. Referenced to V _{CCA}
B1	20	I/O	Input/output 1. Referenced to V _{CCB}
B2	18	I/O	Input/output 2. Referenced to V _{CCB}
В3	17	I/O	Input/output 3. Referenced to V _{CCB}
B4	16	I/O	Input/output 4. Referenced to V _{CCB}
B5	15	I/O	Input/output 5. Referenced to V _{CCB}
B6	14	I/O	Input/output 6. Referenced to V _{CCB}
B7	13	I/O	Input/output 7. Referenced to V _{CCB}
B8	12	I/O	Input/output 8. Referenced to V _{CCB}
GND	11	_	Ground
OE	10	I	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to V _{CCA} .
VCCA	2	I	A-port supply voltage. 1.5 V \leq V _{CCA} \leq 3.6 V, V _{CCA} \leq V _{CCB} .
VCCB	19	1	B-port supply voltage. 1.65 V \leq V _{CCB} \leq 5.5 V.



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, V _{CCA}		-0.5	4.6	V
Supply voltage, V _{CCB}		-0.5	5.5	V
January College (V)	A port	-0.5	4.6	
Input voltage, V _I ⁽²⁾	B port	-0.5	6.5	V
Voltage applied to any output	A port	-0.5	4.6	
n the high-impedance or power-off state, V _O ⁽²⁾	B port	-0.5	6.5	V
/oltage applied to any output in the high or low state, $V_{O}^{(2) \ (3)}$	A port	-0.5	V _{CCA} + 0.5	V
voltage applied to any output in the high or low state, $v_0^{(4)}$	B port	-0.5	V _{CCB} + 0.5	V
Input clamp current, I _{IK}	V _I < 0		-50	mA
Output clamp current, I _{OK}	V _O < 0		-50	mA
Continuous output current, I _O		-50	50	mA
Continuous current through V _{CCA} , V _{CCB} , or GND		-100	100	mA
Junction temperature, T _J		150	°C	
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
	⁰⁾ discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

⁽²⁾ The input and output negative Voltage ratings may be exceeded if the input and output current ratings are observed.

³⁾ The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)(2)

	-				MIN	MAX	UNIT	
V _{CCA}	Supply voltage (3)				1.4	3.6	V	
V _{CCB}	Supply voltage (3)				1.65	5.5	V	
		A Dowt 1/Oo	V _{CCA} (V) = 1.4 to 1.95	V _{CCB} (V) = 1.65 to 5.5	V _{CCI} - 0.2	V _{CCI}	V	
.,	High-level input	A-Port I/Os	$V_{CCA}(V) = 1.95 \text{ to } 3.6$	$V_{CCB}(V) = 1.65 \text{ to } 5.5$	V _{CCI} - 0.4	V _{CCI}	V	
V _{IH}	voltage	B-Port I/Os	$V_{CCA}(V) = 1.4 \text{ to } 3.6$	$V_{CCB}(V) = 1.65 \text{ to } 5.5$	V _{CCI} - 0.4	V _{CCI}	V	
		OE	$V_{CCA}(V) = 1.4 \text{ to } 3.6$	$V_{CCB}(V) = 1.65 \text{ to } 5.5$	V _{CCA} × 0.65	5.5	V	
	Low-level input voltage		A Dort I/Oo	$V_{CCA}(V) = 1.4 \text{ to } 1.95$	$V_{CCB}(V) = 1.65 \text{ to } 5.5$	0	0.15	V
V		A-Port I/Os	$V_{CCA}(V) = 1.95 \text{ to } 3.6$	$V_{CCB}(V) = 1.65 \text{ to } 5.5$	0	0.15	V	
V_{IL}		B-Port I/Os	$V_{CCA}(V) = 1.4 \text{ to } 3.6$	$V_{CCB}(V) = 1.65 \text{ to } 5.5$	0	0.15	V	
		OE	$V_{CCA}(V) = 1.4 \text{ to } 3.6$	$V_{CCB}(V) = 1.65 \text{ to } 5.5$	0	$V_{CCA} \times 0.35$	V	
		A-Port I/Os Push-pull	V _{CCA} (V) = 1.4 to 3.6	V _{CCB} (V) = 1.65 to 5.5		10	ns/V	
Δt/Δν	Input transition rise or fall rate	B-Port I/Os Push-pull	V _{CCA} (V) = 1.4 to 3.6	V _{CCB} (V) = 1.65 to 5.5		10	ns/V	
		Control input	V _{CCA} (V) = 1.4 to 3.6	V _{CCB} (V) = 1.65 to 5.5		10	ns/V	
T _A	Operating free-air	temperature			-40	125	°C	

6.4 Thermal Information

		TXS0108E-Q1	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	101.5	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	52.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.3	C/VV
ΨЈВ	Junction-to-board characterization parameter	51.9	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

 V_{CCI} is the V_{CC} associated with the data input port. V_{CCO} is the V_{CC} associated with the output port. V_{CCA} must be less than or equal to V_{CCB} , and V_{CCA} must not exceed 3.6 V.



6.5 Electrical Characteristics: $T_A = -40^{\circ}C$ to $125^{\circ}C^{(1)(2)(3)}$

over recommended operating free-air temperature range (unless otherwise noted)

ь	ARAMETER	TEST	V (A)	V 00	T	T _A = 25°C		$T_A = -40^{\circ}C$ to	125°C	UNIT
F	AKAMETEK	CONDITIONS	V _{CCA} (V)	V _{CCB} (V)	MIN	TYP	MAX	MIN	MAX	UNIT
V _{OHA}	Port A output high voltage	$I_{OH} = -20 \mu A,$ $V_{IB} \ge V_{CCB} - 0.4 V$	1.4 to 3.6	1.65 to 5.5				V _{CCA} × 0.67		V
		$I_{OL} = 180 \ \mu A, \ V_{IB} \le 0.15 \ V$	1.4	1.65 to 5.5					0.4	
١,,	Port A output	$I_{OL} = 220 \mu A, V_{IB} \le 0.15 \text{ V}$	1.65	1.65 to 5.5					0.4	V
V_{OLA}	low voltage	$I_{OL} = 300 \ \mu A, \ V_{IB} \le 0.15 \ V$	2.3	1.65 to 5.5					0.4	V
		I _{OL} = 400 μA, V _{IB} ≤ 0.15 V	3	1.65 to 5.5					0.55	
V _{OHB}	Port B output high voltage	$I_{OH} = -20 \mu A,$ $V_{IA} \ge V_{CCA} - 0.2 V$	1.4 to 3.6	1.65 to 5.5				V _{CCB} × 0.67		V
		$I_{OL} = 220 \mu A, V_{IA} \le 0.15 \text{ V}$	1.4 to 3.6	1.65					0.4	
.,	Port B output	$I_{OL} = 300 \ \mu A, \ V_{IA} \le 0.15 \ V$	1.4 to 3.6	2.3					0.4	V
V_{OLB}	low voltage	I _{OL} = 400 μA, V _{IA} ≤ 0.15 V	1.4 to 3.6	3					0.55	V
		I _{OL} = 620 μA, V _{IA} ≤ 0.15 V	1.4 to 3.6	4.5					0.55	
l _l	Input leakage current	OE: V _I = V _{CCI} or GND	1.4	1.65 to 5.5	-1		1		2	μА
l _{oz}	High- impedance state output current	A or B port	1.4	1.65 to 5.5	-1		1	-2	2	μА
			1.4 to 3.6	2.3 to 5.5					2	
I_{CCA}	V _{CCA} supply current	$V_I = V_O = Open, I_O = 0$	3.6	0					2	
				0	5.5					-1
			1.4 to 3.6	2.3 to 5.5					6	
I_{CCB}	V _{CCB} supply current	$V_I = V_O = Open, I_O = 0$	3.6	0					-1	μΑ
	ouo		0	5.5					1.5	
I _{CCA} +	Combined supply current	$V_I = V_{CCI}$ or GND, $I_O = 0$	1.4 to 3.6	2.3 to 5.5					8	μА
I _{CCZA}	High- impedance state V _{CCA} supply current	$V_I = V_O = Open,$ $I_O = 0$, OE = GND	1.4 to 3.6	1.65 to 5.5					2	μΑ
I _{CCZB}	High- impedance state V _{CCB} supply current	$V_I = V_O = Open,$ $I_O = 0$, OE = GND	1.4 to 3.6	1.65 to 5.5					6	μА
C _i	Input capacitance	OE	3.3	3.3		4.5			6.75	pF
	Input-to-output	A port	3.3	3.3	·	6			7.6	
C _{io}	internal capacitance	B port	3.3	3.3		5.5			6.9	pF

6.6 Timing Requirements: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (unless otherwise noted)

					1.8 V 5 V	V _{CC B} = ± 0.2	2.5 V 2 V	V _{CC B} = ± 0.3		V _{CC B} = ± 0.5		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate Push-pull				40		60		60		60	Mbps
	Open-drain			0.8		8.0		1		1	Niphs	
t _w	Pulse duration	lse Data innuts	Push-pull	25		16.7		16.7		16.7		20
		Data inputs	Open-drain	1250		1250		1000		1000		ns

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated

 V_{CCO} is the V_{CC} associated with the output port. V_{CCI} is the V_{CC} associated with the input port. V_{CCA} must be less than or equal to V_{CCB} , and V_{CCA} must not exceed 3.6 V.



6.7 Timing Requirements: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 1.8 V ± 0.15 V (unless otherwise noted)

					V _{CC B} = 1.8 V ± 0.15 V		V _{CC B} = 3.3 V ± 0.3 V		V _{CC B} = 5 V ± 0.5 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Push-pull				45		65		70		70	Mbps
	Data rate	Open-drain			0.8		0.8		0.8		1	Rddivi
	Pulse duration		Push-pull	22.2		15.3		15.3		15.3		20
ι _w		Data inputs Open-drain		1250		1250		1250		1000		ns

6.8 Timing Requirements: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

				V _{CCB} = 2.5 ± 0.2 V	5 V	V _{CCB} = 3 ± 0.3 V	3 V	V _{CC} = 5 ± 0.5	5 V V	UNIT
					MAX	MIN	MAX	MIN	MAX	
Data sata		Push-pull			80		95		100	Maria
Data rate	Open-drain			0.8		8.0		1	Mbps	
	Pulse duration	Push-pul	Push-pull	12.5		10.5		10		20
ι _w		Data inputs	Open-drain	1250		1250		1000		ns

6.9 Timing Requirements: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 3.3 V ± 0.3 V (unless otherwise noted)

				V _{CCB} = 3.3 V ± 0.3 V	/	V _{CC} = 5 V ± 0.5 V		UNIT
				MIN	MAX	MIN	MAX	
	Data sata	Push-pull			100		110	Mana
	Data rate	Open-drain			0.8		1.2	Mbps
	Dulas duration	Data innuta	Push-pull	10		9.1		20
ı _w	Pulse duration	Data inputs	Open-drain	1250		833		ns



6.10 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (unless otherwise noted)

	RAMETER	TEST CON		V _{CCB} = 0.15	1.8 V	V _{CCB} = ± 0.2		V _{CCB} = ± 0.3	3.3 V V	V _{CCB} = ± 0.5		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t	Propagation delay time	A-to-B	Push-pull driving		11		9.2		8.6		8.6	
t _{PHL}	high-to-low output	A-to-B	Open-drain driving	2.5	14.4	2	12.8	2	12.2	1.9	12	ns
t	Propagation delay time	A-to-B	Push-pull driving		12		10		9.8		9.7	115
t _{PLH}	low-to-high output	A-10-B	Open-drain driving	0.9	720	0.9	554	1	473	1.5	384	
t	Propagation delay time	B-to-A	Push-pull driving		12.7		11.1		11		12	
t _{PHL}	high-to-low output	B-10-A	Open-drain driving	3.4	13.2	2.6	9.6	2.3	8.5	2	7.5	ns
	Propagation delay time	B-to-A	Push-pull driving		9.5		6.2		5.1		4.2	115
t _{PLH}	low-to-high output	B-10-A	Open-drain driving		745		603		519		407	
t _{en}	Enable time	OE-to-A or B	Push-pull		480		480		480		480	ns
t _{dis}	Disable time	OE-to-A or B	driving		400		400		400		400	ns
	Input rise	A-port rise	Push-pull driving	3	13.1	2.4	9.8	2	9	2	8.9	ns
t _{rA}	time	time	Open-drain driving	220	982	180	716	140	592	100	481	113
+ _	Input rise	B-port rise	Push-pull driving	2.6	11.4	1.6	7.4	1	6	0.7	5	ns
t _{rB}	time	time	Open-drain driving	220	1020	150	756	100	653	40	370	115
	Input fall	A-port fall	Push-pull driving	2.3	9.9	1.7	7.7	1.6	6.8	1.7	6	
t _{fA}	time	time	Open-drain driving	2.4	10	1.8	8.2	1.7	9	1.5	9.15	20
	Input fall	B-port fall	Push-pull driving	2	8.7	1.3	5.5	1	3.8	1	3.1	ns
t _{fB}	time	time	Open-drain driving	2	11.5	1.3	8.6	1	9.6	1	7.7	
t _{SK(O)}	Skew (time), output	Channel-to- channel skew	Push-pull driving		1		1		1		1	ns

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



6.11 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted)

	ARA-METER	TEST CON		V _{CCB} = 1.8 ± 0.15 \	3 V	V _{CCB} = 2 ± 0.2	.5 V V	V _{CCB} = 3 ± 0.3	3.3 V V	V _{CCB} = ± 0.5	5 V V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
+	Propagation delay time	A-to-B	Push-pull driving		8.2		6.4		5.7		5.6	
t _{PHL}	high-to-low output	A-10-B	Open-drain driving	2.1	11.4	1.7	9.9	1.6	9.3	1.5	8.9	ns
	Propagation delay time	A-to-B	Push-pull driving		9		5.6		6.5		6.3	115
t _{PLH}	low-to-high output	A-10-B	Open-drain driving	0.15	729	0.2	584	0.3	466	0.3	346	
•	Propagation delay time	B-to-A	Push-pull driving		9.8		8		7.4		7	
t _{PHL}	high-to-low output	D-10-A	Open-drain driving	3.19	12.1	2	8.5	1.9	7.3	1.8	6.2	no
	Propagation delay time	B-to-A	Push-pull driving		10.2		7		5.8		5	ns
t _{PLH}	low-to-high output	B-10-A	Open-drain driving		733		578		459		323	
t _{en}	Enable time	OE-to-A or B	Push-pull driving		100		100		100		100	ns
t _{dis}	Disable time	OE-to-A or B	Push-pull driving		410		410		410		410	ns
•	Input rise	A-port rise time	Push-pull driving	2.7	11.9	2	8.6	1.9	7.8	1.8	7.4	ns
t _{rA}	time	A-port rise time	Open-drain driving	250	996	200	691	150	508	110	365	115
	Input rise	D nort rice time	Push-pull driving	2.5	10.5	1.7	7.4	1.1	5.3	60	4.7	
t _{rB}	time	B-port rise time	Open-drain driving	250	1001	170	677	120	546	32	323	ns
	lanut fall time	A nort fall time	Push-pull driving	2.1	8.8	1.6	7.1	1.4	6.8	1.4	6.06	
t _{fA}	Input fall time	A-port fall time	Open-drain driving	2.2	9	1.7	7.2	1.4	6.8	1.2	6.1	20
	Input fall time	P port fall time	Push-pull driving	2	8.3	1.3	5.4	0.9	3.9	0.7	3	ns
t _{fB}	Input fall time	B-port fall time	Open-drain driving	2	10.5	1	10.7	1	9.6	0.6	7.8	
t _{SK(O)}	Skew (time), output	Channel-to- channel skew	Push-pull driving		1		1		1		1	ns

Copyright © 2015–2016, Texas Instruments Incorporated



6.12 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

	PARA-METER	TEST	CONDITIONS	V _{CCB} = 2 ± 0.2	.5 V V	V _{CCB} = 3 ± 0.3 \	.3 V /	V _{CCB} = 9 ± 0.5	5 V V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
	Propagation delay		Push-pull driving		5		4		3.7	
t _{PHL}	time high-to-low output	A-to-B	Open-drain driving		6.2		6.3		5.8	
	Propagation delay		Push-pull driving		5.2		4.3		3.9	ns
t _{PLH}	time low-to-high output	A-to-B	Open-drain driving		5		17.5		15.5	
	Propagation delay		Push-pull driving		5.4		4.7		4.2	
t _{PHL}	time high-to-low output	B-to-A	Open-drain driving		7.3		6		4.9	20
	Propagation delay		Push-pull driving		5.9		4.4		3.5	ns
t _{PLH}	time low-to-high output	B-to-A	Open-drain driving		5		5		5	
t _{en}	Enable time	OE-to-A or B	Push-pull driving		100		100		100	ns
t _{dis}	Disable time	OE-to-A or B	Push-pull driving		400		400		400	ns
		A-port rise	Push-pull driving	1.89	7.3	1.6	6.4	1.5	5.8	
t _{rA}	Input rise time	time	Open-drain driving	110.00	692	157	529	116	377	ns
		B-port rise	Push-pull driving	1.70	6.5	1.3	5.1	0.9	4.32	
t _{rB}	Input rise time	time	Open-drain driving	107.00	693	140	483	77	304	ns
		A-port fall	Push-pull driving	1.50	5.7	1.2	4.7	1.3	3.8	
t _{fA}	Input fall time	time	Open-drain driving	1.50	5.6	1.2	4.7	1.1	4.2	20
		D port foll	Push-pull driving	1.40	5.4	0.9	4.1	0.7	3	ns
t _{fB}	Input fall time	B-port fall time	Open-drain driving	0.40	14.2	0.5	19.4	0.4	3	
t _{SK(O)}	Skew (time), output	Channel- to-channel skew	Push-pull driving		1		1		1	ns




6.13 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

	PARAMETER		CONDITION	V _{CCB} = 3.3 ± 0.3 V	3 V	V _{CCB} = 5 ± 0.5 V	V	UNIT
		(DF	RIVING)	MIN	MAX	MIN	MAX	
	Propagation		Push-pull driving		3.8		3.28	
t _{PHL}	delay time high-to-low output	A-to-B	Open-drain driving		5.3		4.8	20
	Propagation		Push-pull driving		3.9		3.5	ns
t _{PLH}	delay time low-to-high output	A-to-B	Open-drain driving		5		12.5	
	Propagation		Push-pull driving		4.2		3.8	
t _{PHL}	delay time high-to-low output	B-to-A	Open-drain driving		5.5		4.5	
Propagation delay time low-to-high output			Push-pull driving		4.32		4.3	ns
		B-to-A	Open-drain driving		5		5	
t _{en}	Enable time	OE-to-A or B	Push-pull driving		100		100	ns
t _{dis}	Disable time	OE-to-A or B	Push-pull driving		400		400	ns
	land the state of	A	Push-pull driving	1.5	5.7	1.4	5	
t_{rA}	Input rise time	A-port rise time	Open-drain driving	129	446	99.6	337	ns
	lanut rian tima	D nort rice time	Push-pull driving	1.35	5	1	4.24	
t_{rB}	Input rise time	B-port rise time	Open-drain driving	129	427	77	290	ns
	lanut fall time	A nort fall time	Push-pull driving	1.4	4.5	1.3	3.5	
t _{fA}	Input fall time	A-port fall time	Open-drain driving	1.4	4.4	1.2	3.7	
	Input fall time	D nort fall time -	Push-pull driving	1.3	4.2	1.1	3.1	ns
t_{fB}	Input fall time B-port fall time	Open-drain driving	1.3	4.2	1.1	3.1		
t _{SK(O)}	Skew (time), output	Channel-to- channel skew	Push-pull driving	_	1		1	ns



7 Typical Characteristics






8 Parameter Measurement Information


8.1 Load Circuits

Figure 5 shows the push-pull driver circuit used for measuring data rate, pulse duration, propagation delay, output rise-time and fall-time. Figure 6 shows the open-drain driver circuit used for measuring data rate, pulse duration, propagation delay, output rise-time and fall-time.




- (1) V_{CCI} is the V_{CC} associated with the input port.
- (2) V_{CCO} is the V_{CC} associated with the output port.

Figure 5. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time And Fall-Time Measurement Using a Push-Pull Driver



- (1) V_{CCI} is the V_{CC} associated with the input port.
- (2) V_{CCO} is the V_{CC} associated with the output port.

Figure 6. Data Rate (10 pF), Pulse Duration (10 pF), Propagation Delay, Output Rise-Time And Fall-Time Measurement Using an Open-Drain Driver



TEST	S1
t _{PZL} , t _{PLZ} (t _{dis})	2 × V _{CCO}
t _{PHZ} , t _{PZH} (t _{en})	Open

- (1) t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- (2) t_{PZL} and t_{PZH} are the same as t_{en}.

Figure 7. Load Circuit for Enable-Time and Disable-Time Measurement

Product Folder Links: TXS0108E-Q1

8.2 Voltage Waveforms




Figure 8. Pulse Duration (Push-Pull)





Figure 9. Propagation Delay Times



- C_L includes probe and jig capacitance.
- Waveform 1 in Figure 10 is for an output with internal such that the output is high, except when OE is high (see Figure 7). Waveform 2 in Figure 10 is for an output with conditions such that the output is low, except when OE is high.
- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, dv/dt ≥ 1 V/ns.
- The outputs are measured one at a time, with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- t_{PZL} and t_{PZH} are the same as t_{en}.
- t_{PLH} and t_{PHL} are the same as t_{pd}.
- V_{CCI} is the V_{CC} associated with the input port.
- V_{CCO} is the V_{CC} associated with the output port.

Figure 10. Enable and Disable Times



9 Detailed Description

9.1 Overview

The TXS0108E-Q1 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A-port accepts I/O voltages ranging from 1.4 V to 3.6 V. The B-port accepts I/O voltages from 1.65 V to 5.5 V. The device uses pass gate architecture with edge rate accelerators (one shots) to improve the overall data rate. The pull-up resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications, the device can also translate push-pull CMOS logic outputs.

9.2 Functional Block Diagram




Figure 11. Functional Block Diagram

Each A-port I/O has a pull-up resistor (R_{PUA}) to V_{CCA} and each B-port I/O has a pull-up resistor (R_{PUB}) to V_{CCB} . R_{PUA} and R_{PUB} have a value of 40 k Ω when the output is driving low. R_{PUA} and R_{PUB} have a value of 4 k Ω when the output is driving high. R_{PUA} and R_{PUB} are disabled when OE = Low.

Copyright © 2015–2016, Texas Instruments Incorporated



9.3 Feature Description

9.3.1 Architecture

Figure 12 describes semi-buffered architecture design this application requires for both push-pull and open-drain mode. This application uses edge-rate accelerator circuitry (for both the high-to-low and low-to-high edges), a high-on-resistance N-channel pass-gate transistor (on the order of 300 Ω to 500 Ω) and pull-up resistors (to provide DC-bias and drive capabilities) to meet these requirements. This design needs no direction-control signal (to control the direction of data flow from A to B or from B to A). The resulting implementation supports both low-speed open-drain operation as well as high-speed push-pull operation.




Figure 12. Architecture of a TXS0108E-Q1 Cell

When transmitting data from A-ports to B-ports, during a rising edge the one-shot circuit (OS3) turns on the PMOS transistor (P2) for a short-duration which reduces the low-to-high transition time. Similarly, during a falling edge, when transmitting data from A to B, the one-shot circuit (OS4) turns on the N-channel MOSFET transistor (N2) for a short-duration which speeds up the high-to-low transition. The B-port edge-rate accelerator consists of one-shot circuits OS3 and OS4. Transistors P2 and N2 and serves to rapidly force the B port high or low when a corresponding transition is detected on the A port.

When transmitting data from B- to A-ports, during a rising edge the one-shot circuit (OS1) turns on the PMOS transistor (P1) for a short-duration which reduces the low-to-high transition time. Similarly, during a falling edge, when transmitting data from B to A, the one-shot circuit (OS2) turns on NMOS transistor (N1) for a short-duration and this speeds up the high-to-low transition. The A-port edge-rate accelerator consists of one-shots OS1 and OS2, transistors P1 and N1 components and form the edge-rate accelerator and serves to rapidly force the A port high or low when a corresponding transition is detected on the B port.



Feature Description (continued)

9.3.2 Input Driver Requirements

The continuous DC-current *sinking* capability is determined by the external system-level open-drain (or push-pull) drivers that are interfaced to the TXS0108E-Q1 I/O pins. Because the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest DC-current *sourcing* capability of hundreds of micro-amperes, as determined by the internal pull-up resistors.

The fall time (t_{fA} , t_{fB}) of a signal depends on the edge-rate and output impedance of the external device driving TXS0108E-Q1 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the t_{PHL} and maximum data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50 Ω .

9.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper one-shot triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The one-shot circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The one-shot duration has been set to best optimize trade-offs between dynamic I_{CC} , load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance of the TXS0108E-Q1 output. Therefore, TI recommends that this lumped-load capacitance is considered in order to avoid one-shot retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

9.3.4 Enable and Disable

The TXS0108E-Q1 has an OE pin input that is used to disable the device by setting the OE pin low, which places all I/Os in the Hi-Z state. The disable time $(t_{\rm dis})$ indicates the delay between the time when the OE pin goes low and when the outputs actually get disabled (Hi-Z). The enable time $(t_{\rm en})$ indicates the amount of time the design must allow for the one-shot circuitry to become operational after the OE pin goes high.

9.3.5 Pull-up or Pull-down Resistors on I/O Lines

The TXS0108E-Q1 has the smart pull-up resistors dynamically change value based on whether a low or a high is being passed through the I/O line. Each A-port I/O has a pull-up resistor (R_{PUA}) to V_{CCA} and each B-port I/O has a pull-up resistor (R_{PUB}) to V_{CCB} . R_{PUA} and R_{PUB} have a value of 40 k Ω when the output is driving low. R_{PUA} and R_{PUB} have a value of 4 k Ω when the output is driving high. R_{PUA} and R_{PUB} are disabled when OE = Low. This feature provides lower static power consumption (when the I/Os are passing a low), and supports lower V_{OL} values for the same size pass-gate transistor, and helps improve simultaneous switching performance.

9.4 Device Functional Modes

The TXS0108E-Q1 device has two functional modes, enabled and disabled. To disable the device set the OE pin input low, which places all I/Os in a high impedance state. Setting the OE pin input high enables the device.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TXS0108E-Q1 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The device is ideal for use in applications where an open-drain driver is connected to the data I/Os. The device is appropriate for applications where a push-pull driver is connected to the data I/Os, but the TXB0104 device, (SCES650) 4-Bit Bidirectional Voltage-Level Translator might be a better option for such push-pull applications. The device is a semi-buffered auto-direction-sensing voltage translator design is optimized for translation applications (for example, MMC Card Interfaces) that require the system to start out in a low-speed open-drain mode and then switch to a higher speed push-pull mode.

10.2 Typical Application




Figure 13. Typical Application Circuit

10.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. Ensure that $V_{CCA} \le V_{CCB}$.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.4 V to 3.6 V
Output voltage range	1.65 V to 5.5 V

10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the TXS0108E-Q1 device to determine the input voltage range. For a valid logic high the value must exceed the $V_{\rm IH}$ of the input port. For a valid logic low



the value must be less than the V_{IL} of the input port.

- · Output voltage range
 - Use the supply voltage of the device that the TXS0108E-Q1 device is driving to determine the output voltage range.
 - The TXS0108E-Q1 device has smart internal pull-up resistors. External pull-up resistors can be added to reduce the total RC of a signal trace if necessary.
- An external pull-down resistor decreases the output VOH and VOL. Use Equation 1 to calculate the VOH as a
 result of an external pull-down resistor.

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 4 k\Omega)$$
 (1)

10.2.3 Application Curves




Figure 14. Level-Translation of a 2.5-MHz Signal



11 Power Supply Recommendations

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pull-down resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pull-down resistor to ground is determined by the current-sourcing capability of the driver.


12 Layout

12.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies. Place the capacitors as close as possible to the VCCA, VCCB pin and GND pin.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than
 the one shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the
 source driver.

12.2 Layout Example



Keep OE low until V_{CCA} and V_{CCB} are powered up

Figure 15. Layout Example

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



13 Device and Documentation Support

13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


14 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Jul-2015


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0108EQPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Jul-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS0108EQPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0



PACKAGE OPTION ADDENDUM

26-Jan-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TXS0108EQPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	YF08EQ1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

26-Jan-2016

OTHER QUALIFIED VERSIONS OF TXS0108E-Q1:


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2019


TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0108EQPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2019




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS0108EQPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated